Nonideal Effects in SC circuits
|
|
- Osborne George
- 6 years ago
- Views:
Transcription
1 Nonideal Effects in SC circuits Switches: Nonzero on -resistance Clock feedthrough / charge injection Junction leakage, capacitance Noise Capacitors: Capacitance errors Voltage and temperature dependence Random variations Leakage Op-amps: DC offset voltage Finite dc gain Finite bandwidth Nonzero output impedance Noise 1
2 Switched-Capacitor Integrator
3 Nonzero Switch on -Resistance φ R on ~ 1 k( V V gs t ) out i out = C = Id dv dt i triode C is charged exponentially Body effect! φ Vds Vin Vout φ C To lower on-resistance and clock feedthrough: CMOS gate; Wp,Lp =Wn,Ln. For settling to within 0.1%, T 7R C (Worst-case Ron). settling on 3
4 Digital CMOS Scaling Roadmap Want analog circuit to operate at low supply voltage 4
5 Floating Switch Problem in Low-Voltage Vdd 0 Vdd C 0 Vdd Vtn Vdd Vtn 0 Small headroom Vtp NO headroom 0 Vtp 5
6 Using Low-Threshold Transistors Precise control over process and temperature difficult Switch leakage worsens as threshold voltage is lowered (i.e. hard to turn off) 6
7 Using Clock Voltage Booster Boosted clock voltage (e.g. 0 Vdd) is used to sufficiently overdrive the NMOS floating switch useful in systems with low external power supply voltage and fabricated in high-voltage CMOS process Voltage limitation is violated in low-voltage CMOS Vdd Vdd 0 Vdd φ φ 0 Nakagome et al. JSSC-1991 φ φ 1 7
8 Using Boostrapped Clock Abo et al., JSSC-1999 Steensgaard, ISCAS-1999 Singer et al., ISSCC-000 Dessouky et al., JSSC-001 (fast) Hernes et al., ISSCC-004 φ φ φ Principle: pre-sample Vdd before placing it across Vgs (various lowvoltage issues complicate implementation) Input sampling such as this can be used for low-voltage CMOS or for high-linearity sampling No fundamental topological limitation on higher input signal frequency w.r.t. sampling frequency 8
9 Switched-Opamp Technique Floating switch is eliminated Opamp output tri-stated and pulled to ground during reset φ Slow transient response as opamp is turned back on during Crols et al., JSSC-1994(1.5-V) Peluso et al., JSSC-1997(1.5-V) Baschirotto et al., JSSC-1997(1-V) Peluso et al., JSSC-1998(1-V) Cheung et al., JSSC-00 (1-V) φ φ φ φ φ 1 φ φ Switched-opamp integrator Conventional integrator 9
10 Switched-Opamp Example Crols et al., JSSC-1994 Peluso et al., JSSC-1997 The entire opamp is turned off during Demonstrated 1.5-V operation (ΣΔ ) with Vtn= Vtp =0.9V 115kHz at -60dB THD & 500kHz at -7dB THD φ φ φ φ φ1 Baschirotto JSSC-1997: 1-V operation Peluso JSSC-1998: 0.9-V operation 1.8MHz at -40dB THD Cheung et al., JSSC-00(1-V) 10
11 Opamp-Reset = Unity-Gain Configuration Bidari et al., ISCAS-1999 Keskin et al, ESSCIRC-001 & JSSC-00 Chang et al, CICC-00 & JSSC-003 Chang et al, VLSI-003 & TCAS1-005 Li et al, VLSI-004 & JSSC-005 φ φ High speed operation Free of reliability issues φ φ φ φ Conventional integrator Switched-opamp integrator 11
12 Floating Reference Avoids Fwd Bias C3 is precharged during C3 (floating reference) in feedback duringφ DC offset circuit (C4=C1/) compensates for Vdd reset of C1 effective virtual ground = Vdd/ Vdd Vdd φ C4 φ1 C3 1 φ Vdd φ C φ Vdd/ Vin φ C1 φ Vout 1
13 Switched-RC = Resistor Isolation φ φ No floating switch Highly linear sampling Free of reliability issues φ φ φ φ Conventional integrator Switched-opamp integrator 13
14 Switched-RC = Resistor Isolation Ahn et al., ISSCC-005 Paper
15 Simple SC integrator Charge Injection (1) S1 structure 15
16 Charge Injection (1) (Cont d) The lateral field is v / L, the drift velocity is µv / L, and hence the current is i = qch µ v / L The on-resistance is R on = v / i = L /( qch µ ) And hence Ron qch = holds. L / µ 16
17 From device physics, Charge Injection () q ch = W L C ox ( Vdd vin Vtn ) Unless S1 is in a well, connected to its source, Vtn depends on Vin, so qch is a mildly nonlinear function of Vin. When S1 cuts off, part of qch(qs) enters C1 and introduces noise, nonlinearily, gain and offset error. To reduce qs, choose L small, but μ and Ron large. However, for 0.1% settling R C < T /14 = 1/(14 f ) on Hence qch and v 1 c, min = L C /( Ron,max µ ) = 14 L f c 1 / µ = d q / C = 14 d L err, min ch,min 1 c f / µ where d = q s / q ch. 17
18 Clock Feedthrough Capacitive coupling of clock signal via overlap Cov between gate and source. The resulting charge error is q ov = V dd C ov C /( C 1 + C 1 ov ) It adds to qs. Usually, q V ov dd C ov Linear error; normally q << q. ov s Same for S1 and S. 18
19 Methods for Reducing Charge Injection Transmission gates: cancellation if areas are matched. Poor for floating switches, somewhat better for fixed-voltage operation Dummy devices: better for d~0.5 (a) (b) (c) (d) 19
20 Advanced-Cutoff Switches Signal-dependent charge injection leads to nonlinear distortions; signal-independent one to fixed offset. Advanced-cutoff switches can reduce signal dependence 0
21 Advanced-Cutoff Switches (Cont d) Remaining charge injection is mostly common-mode in a differential stage Suppressed by CMRR. In a single-ended circuit, it can be approximated 1
22 Floating Clock Generator To reduce signal dependence, reference the clock signal to vin: This makes Ron also signal independent, so the settling is more linear. Clock feedthrough remains signal dependent, but it is a linear effect anyway
23 Charge Injection Suppression in a Comparator Advance cutoff to reduce injection when 0: 3
24 Delta-Sigma ADC 4
25 Junction Leakage I1 ~10 pa/mil, 0.4pA/5µ 5µ, but doubles for each o 0 C 100 o C fmin ~ 100Hz at, but 5kHz at o 10 C Fully differential circuit and Martin compensation works 5
26 Capacitances Inaccuracies Depends only on C ratios. Strays are often p-n junctions, lead to harmonic distortion also. For stray-sensitive integrator, all strays should be < 0.1% of αc C can be systematic or random. Random effects (granularity, edge effects, etc.) cannot be compensated, but systematic ones can, by unit-capacitor/common-centroid construction of αc and C 6
27 Oxide gradient Capacitances Inaccuracies (Cont d) Common-centroid geometry Compensated C1/C against linear variations of Cox, and edge related systematic errors (undercut, fringing) 7
28 Capacitances Inaccuracies (Cont d) Voltage and temperature coefficients c C v = 1 c γ usually γ v ~ 10 ppm / V C v c C usually T = 1 c γ γ T ~ 0 ppm / V C T Smaller for ratios, especially for common-centroid layout: Fringing, undercut: systematic edge effects. Reduced by commoncentroid geometry, since perimeter/area ratio is the same for C1 and C, C perimeter, C area. 8
29 OPAMP Input Offset In most analog IC, the active element is the opamp. It is used to create a virtual ground (or virtual short circuit) at its input terminals: v i i = 0 v = 0 This makes lossless charge transfer possible. In fact, in a CMOS IC, i 0 but v 0 due to offset, 1/f and thermal noise and finite opamp gain A. Typically, v = 5 ~ 10mV. This affects both the dc levels and the signal processing properties. The effect of v is even more significant in a low-voltage technology where the signal swing is reduced, and A may be low since cascoding may not be available. 9
30 Techniques for Reducing the Effect of Imperfect Virtual Grounds Autozeroing or Correlated Double Sampling Schemes: Scheme A: Stores and subtracts v at the input or output of the opamp; Scheme B: Refers all charge redistributions to a (constant) v instead of ground; Scheme C: Predicts and subtracts v, or references charge manipulations to a predicted. Compensation using extra input: An added feedback loop generates an extra input to force the output to a reset value for zero input signal. Chopper stabilization: The signal is modulated to a safe (low-noise) frequency range, and demodulated after processing. Mixed-mode schemes: Establish a known analog input, use digital output for correction. 30
31 Circuits Using Autozeroing Comparators Amplifiers S/H, T/H, delay stages Data converters Integrators Filters Equalizers 31
32 Simple Autozeroed Comparator Nonidealities represented by added noise voltage: v n = v = Vos + v1 / f + vthermal µ vout; µ = 1/ Aopamp φ =1 Input-referred noise at the end of v n, in( n) = vn( n) vn( n 1/ ); interval: Transfer function without folding: H 4sin N = ( ωt / 4) µv out Vos, V1/f and (for oversampled signals) may be reduced by H N. Here, µv out is not considered, since it is not important for a comparator. 3
33 An Offset- and Finite-Gain-Compensated SC Amplifier Haug et al., 1984 ISCAS 33
34 Analysis of Compensated Gain Amplifier Input-output relation for inverting operation: v out ( n) = C1 / Cvin ( n) + (1 + C1 / C )[ v ( n) v ( n 1/ )] The S/H capacitor switches from 0 to v v ( n) = V v ( n 1/ ) as. Hence, os µ out 1 ( n 1/ ) v ( n 1) = V v ( n 1/ ) out out os µ out At low signal frequencies where, the error term is only C1 / C H (1) = (1 + C / C ) µ 1 ( 1+ C1 / C ) µ v out v out, where µ = 1/ A. ( n) v ( n 1). The dc gain is The output step at reset is only Av Vos µ vout ( C1 / C3 ) vin, where the last term enters for noniverting operation only. Av is usually 1~10 mv. The slewing required is minimal. The output offset is µ 1+ C / C ). out ( 1 V os Clock feedthrough generates some residual offset. Can be used as a compensated delay stage. 34
35 Finite Opamp DC Gain Effect ( jωt ) / jωt ( C / ) For 1 C e A0, H i ( e ) = sin(( ωt ) / ) jωt jθ ( ω ) jωt For A < H ( e ) = (1 + m( ω)) e H ( e ). 0, Here, the relative gain error m 1/ A0 )(1 + C1 /(C the relative phase error θ ( C1 / C ) /( A0ωT ). (Martin, PhD thesis, U of Toronto, 1980) i ( )) A0 Inverting delay-free stray-insensitive integrator. At unity-gain freq. ω : sin( i i T / ) = C1 / C, m ω i ) ~ θ ( ωi ) ~ Usually, the magnitude error is smaller the (C1/C) error and is negligible. The phase error shifts poles/zeros horizontally, like dissipation: important! ( 1/ A ω 0 35
36 Finite Opamp DC Gain Effect (Cont d) Non-inverting integrator: similar derivation, same m (ω), θ (ω). In a biquad, s s 1 1/ A ) due to m(ω). The phase errors result in p 1 Q p ( 0 p 1 Q p 1 + θ1( ω0 ) + θ ( ω0 ) ~ Q p + A 0 A0 Change in peak gain: 0 lg(1 + Q p / A0 ) (in db) can be large for >> 1! Q p For Q p = 15, A0 = 1000, G ~ 0. 6dB High Q p use high A0 opamp! Gain-squaring integrators! 36
37 Finite Opamp Bandwidth Effect One-pole opamp model: ω0 1 A ( s) = s s1 s / ω0 + 1/ A0 Or, in time domain, 1 1 dvo ( t) vo ( t) + = v( t) A ω dt v = 0 0 Vo ( s) V ( s) Combine with KVL, charge conservation. Finding and sampling vo(t), jωt calculating Vo(z)/Vi(z), and setting z = e,for an inverting integrator results in k1 m( ω) = e (1 k cosωt ) e k 1 θ ( ω) = k sinωt Where k = C /( C1 + C) is the feedback factor. k 1 = kω 0T / = kπf 0 / f c should be >>1. Time constant: τ = /( kω ) should be << T/
38 Finite Opamp Bandwidth Effect (Cont d) Since k kπω / ω, for k~1, if ω 0 5ω then k 1 15 and e k = 1 0 c c < ω 0 5ω c. 7 θ, so both m and are negligible. Hence, for C1<<C, use Due to the exponential behavior, the error increases rapidly if too small! ω 0 is The derivation assumes vin(t) is constant. If several stages settle simultaneously, or if there is a continuous-time loop of opamp and coupling C s, then computer analysis (SWITCAP, Fang/Tsividis) is needed. 38
39 High-Q Biquad Vin OA1 V1 * * OA Vout * * For original phases, both opamps settle when φ 1. Changing the *φi, they settle separately. V1 changes twice in one cycles, but OA1 still has the same T/ time (T for the change at 1 ) to settle and to charge C3. The transient when φ 1 has a full period to settle in OA1 and OA. 39
40 Slew Rate Nonlinear slewing followed by linear settling: t slew = xt ~ xt / S = r ( dvout ) /( dt). For v ( t ) = V t max max sinω B where ω B is the maximum sine wave freq. at input, the slope dv / dt of the envelope v(t) is ω B V max. Then S V r ~ ω B max / x, very pessimistic estimate! 40
41 Noise Considerations Clock feedthrough from switches External noise coupled in from substrate, power lines, etc Thermal and 1/f noise generated in switches and opamps (1) Has components at f=0, fc, can be reduced by dummy switches, differential circuit, etc. May be signal dependent! () Discussed elsewhere. (3) Thermal noise in MOSFETs: PSD is S T vnt = = 4θR f, θ = kt For f 0 only (one-sided distribution). Flicker noise: S vnt f f = = C ox k WLf Total noise PSD: S=ST+Sf. 41
42 Noise Considerations (Cont d) Corner frequency: fcr=1~50khz S( f ) = vn / f Offset compensation (CDS correlated double sampling); subtracts noise, T/ second delayed H CDS = 1 e H = 4sin ( ωt jωt / / 4) H S( f ) CDS 1. Pick up noise, no signal. Pick up noise, plus signal 3. Substract fc Modulated 1/f noise fc 4
43 Chopper Stabilization Fully differential circuits needed. 43
44 Chopper Stabilization (Cont d) φ φ φ φ + V in V in Differential SC amplifier. 44
45 φ Noise Aliasing Vin + - C Mean-square values are the same ( θ / C) within all windows. 0 1 φ mt T v cn t Direct noise power: S/H PSD: s / H ( vcn ) f ( v d cn ) mθ = C τ sin fτπ = Tfτπ k = k = S( f kf c ) 0 t d v cn S(f): RC filtered direct noise Most noise at dc! 0 t S H v / cn 0 mt mt+t mt+t mt+3t t 45
46 Equivalent Circuit for Direct Noise v nt = S ( f ) f T ~ Ron Vin=0 + - C S(f) for direct noise: low-pass filtered and windowed white noise. θr on f sw 1 = 4R on C For satisfactory settling (0.1%), R C mt 7 = m /(7 f ), fsw 3. 5 fc. on f sw 1 = 4R C on / c 46
47 Aliasing for fsw = 5 f c Noise Aliasing S(f) is magnified by f / = 10! The PSD is θ Cf ) after aliasing (i.e. sampling but not holding). Noise power = kt/c. sw f c /( c 47
48 For low frequencies (f<<fc) S S S / H ) d ( f ) (1 m θ f C ( f ) mθr S ( f ) / S c S / H S / H in db (0) decreases with m increases with m Low frequency noise ratio r 3.5(1/ m 1) > on 3.5 Noise Spectra S/H noise spectrum for m= r S S = S / H d (1 m) m For m=0.5, r=31.5! Noise generated in stage independent of Ron, but the noise generated in preceding stages (direct noise) gets filtered, so the Ron should be as large as possible! f c 1 R on C f/fc 48
49 Switched-Capacitor Noise Two situations; example: Situation 1: only the sampled values of the output waveform matter; the output spectrum may be limited by the DSP, and hence VRMS,n reduced. Find VRMS from ktc charges; adjust for DSP effects. Situation : the complete output waveform affects the SNR, including the S/H and direct noise components. Usually the S/H dominates. Reduced by the reconstruction filter. 49
50 Calculation of SC Noise (Summary) In the switch-capacitor branch, when the switch is on, the capacitor charge noise is lowpass-filtered by Ron and C. The resulting charge noise power in C is ktc. It is a colored noise, with a noisebandwidth fn=1/(4ronc). The low-frequency PSD is 4kTRon. When the switch operates at a rate fc<<fn, the samples of the charge noise still have the same power ktc, but spectrum is now white, with a PSD=kTC/fc. For the situation when only discrete samples of the signal and noise are used, this is all that we need to know. For continuous-time analysis, we need to find the powers and spectra of the direct and S/H components when the switch is active. The direct noise is obtained by windowing the filtered charge noise stored in C with a periodic window containing unit pulses of length m/fc. This operation (to a good approximation) simply scales the PSD, and hence the noise power, by m. The lowfrequncy PSD is thus 4mkTRon. 50
51 Calculation of SC Noise (Summary) (Cont d) To find the PSD of the S/H noise, let the noise charge in C be sampledand-held at fc, and then windowed by a rectangular periodic window w(t)=0 for n/fc<t<n/fc+m/fc w(t)=1 for n/fc+m/fc<t<(n+1)/fc n=0,1,, Note that is windowing reduces the noise power by (1-m) squared(!), since the S/H noise is not random within each period. Usually, at low frequencies the S/H noise dominates, since it has approximately the same average power as the direct noise, but its PSD spectrum is concentrated at low frequencies. As a first estimate, its PSD can be estimated at (1 m) kt /( fcc) for frequencies up to fc/. 51
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationEE247 Lecture 16. Serial Charge Redistribution DAC
EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor
More informationSample-and-Holds David Johns and Ken Martin University of Toronto
Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters
More informationDesign of Analog Integrated Circuits
Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4
More informationECEN 610 Mixed-Signal Interfaces
ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)
More informationLecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters
Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties
More information1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012
/3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F
More informationELEN 610 Data Converters
Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power
More informationEECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology
EECS240 Spring 2013 Lecture 2: CMOS Technology and Passive Devices Lingkai Kong EECS Today s Lecture EE240 CMOS Technology Passive devices Motivation Resistors Capacitors (Inductors) Next time: MOS transistor
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More informationEE247 Lecture 19. EECS 247 Lecture 19: Data Converters 2006 H.K. Page 1. Summary Last Lecture
EE247 Lecture 19 ADC Converters Sampling (continued) Clock boosters (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track
More informationSWITCHED CAPACITOR AMPLIFIERS
SWITCHED CAPACITOR AMPLIFIERS AO 0V 4. AO 0V 4.2 i Q AO 0V 4.3 Q AO 0V 4.4 Q i AO 0V 4.5 AO 0V 4.6 i Q AO 0V 4.7 Q AO 0V 4.8 i Q AO 0V 4.9 Simple amplifier First approach: A 0 = infinite. C : V C = V s
More informationCMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process
EECS240 Spring 202 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS Technology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 Today s Lecture
More informationSummary Last Lecture
EE247 Lecture 19 ADC Converters Sampling (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track & hold T/H circuits T/H combined
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationCMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices
EECS240 Spring 2008 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS echnology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 oday s Lecture
More informationLow-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement
Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Markus Bingesser austriamicrosystems AG Rietstrasse 4, 864 Rapperswil, Switzerland
More informationSwitched Capacitor Circuits II. Dr. Paul Hasler Georgia Institute of Technology
Switched Capacitor Circuits II Dr. Paul Hasler Georgia Institute of Technology Basic Switch-Cap Integrator = [n-1] - ( / ) H(jω) = - ( / ) 1 1 - e -jωt ~ - ( / ) / jωt (z) - z -1 1 (z) = H(z) = - ( / )
More informationLecture 310 Open-Loop Comparators (3/28/10) Page 310-1
Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop
More informationDiscrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)
Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 10.1, 10.2) Tuesday 16th of February, 2010, 0, 9:15 11:45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics
More informationOPERATIONAL AMPLIFIER APPLICATIONS
OPERATIONAL AMPLIFIER APPLICATIONS 2.1 The Ideal Op Amp (Chapter 2.1) Amplifier Applications 2.2 The Inverting Configuration (Chapter 2.2) 2.3 The Non-inverting Configuration (Chapter 2.3) 2.4 Difference
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater
More informationDiscrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)
Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 0., 0.2) Tuesday 6th of February, 200, 9:5 :45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics Office
More informationChapter 13 Small-Signal Modeling and Linear Amplification
Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors
More informationDESIGN OF CMOS ANALOG INTEGRATED CIRCUITS
DESIGN OF CMOS ANALOG INTEGRATED CIRCUITS Franco Maloberti Integrated Microsistems Laboratory University of Pavia Continuous Time and Switched Capacitor Filters F. Maloberti: Design of CMOS Analog Integrated
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationPURPOSE: See suggested breadboard configuration on following page!
ECE4902 Lab 1 C2011 PURPOSE: Determining Capacitance with Risetime Measurement Reverse Biased Diode Junction Capacitance MOSFET Gate Capacitance Simulation: SPICE Parameter Extraction, Transient Analysis
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type
More informationPipelined multi step A/D converters
Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase
More informationECE 342 Solid State Devices & Circuits 4. CMOS
ECE 34 Solid State Devices & Circuits 4. CMOS Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 34 Jose Schutt Aine 1 Digital Circuits V IH : Input
More informationGeorgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)
Georgia Institute of Technology School of Electrical and Computer Engineering Midterm-1 Exam (Solution) ECE-6414 Spring 2012 Friday, Feb. 17, 2012 Duration: 50min First name Solutions Last name Solutions
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 4 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationMicroelectronics Main CMOS design rules & basic circuits
GBM8320 Dispositifs médicaux intelligents Microelectronics Main CMOS design rules & basic circuits Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim mohamad.sawan@polymtl.ca M5418 6 & 7 September
More informationLecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1
Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog
More informationFrequency Dependent Aspects of Op-amps
Frequency Dependent Aspects of Op-amps Frequency dependent feedback circuits The arguments that lead to expressions describing the circuit gain of inverting and non-inverting amplifier circuits with resistive
More informationFinal Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.
Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at
More informationUNIVERSITÀ DEGLI STUDI DI CATANIA. Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo
UNIVERSITÀ DEGLI STUDI DI CATANIA DIPARTIMENTO DI INGEGNERIA ELETTRICA, ELETTRONICA E DEI SISTEMI Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo
More informationMaster Degree in Electronic Engineering. Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y Switched Capacitor
Master Degree in Electronic Engineering TOP-UIC Torino-Chicago Double Degree Project Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y. 2013-2014 Switched Capacitor Working Principles
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor
More informationChapter 11. Inverter. DC AC, Switching. Layout. Sizing PASS GATES (CHPT 10) Other Inverters. Baker Ch. 11 The Inverter. Introduction to VLSI
Chapter 11 Inverter DC AC, Switching Ring Oscillator Dynamic Power Dissipation Layout LATCHUP Sizing PASS GATES (CHPT 10) Other Inverters Joseph A. Elias, Ph.D. Adjunct Professor, University of Kentucky;
More informationECEN 325 Electronics
ECEN 325 Electronics Operational Amplifiers Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Opamp Terminals positive supply inverting input terminal non
More informationLecture 4, Noise. Noise and distortion
Lecture 4, Noise Noise and distortion What did we do last time? Operational amplifiers Circuit-level aspects Simulation aspects Some terminology Some practical concerns Limited current Limited bandwidth
More informationECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION
ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationEE 321 Analog Electronics, Fall 2013 Homework #3 solution
EE 32 Analog Electronics, Fall 203 Homework #3 solution 2.47. (a) Use superposition to show that the output of the circuit in Fig. P2.47 is given by + [ Rf v N + R f v N2 +... + R ] f v Nn R N R N2 R [
More informationSwitched Capacitor: Sampled Data Systems
Switched Capacitor: Sampled Data Systems Basic switched capacitor theory How has Anadigm utilised this. Theory-Basic SC and Anadigm-1 Resistor & Charge Relationship I + V - I Resistance is defined in terms
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationAmplifiers, Source followers & Cascodes
Amplifiers, Source followers & Cascodes Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 02 Operational amplifier Differential pair v- : B v + Current mirror
More informationLecture 4: Feedback and Op-Amps
Lecture 4: Feedback and Op-Amps Last time, we discussed using transistors in small-signal amplifiers If we want a large signal, we d need to chain several of these small amplifiers together There s a problem,
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION
ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z
More informationMOSFET and CMOS Gate. Copy Right by Wentai Liu
MOSFET and CMOS Gate CMOS Inverter DC Analysis - Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationEE5780 Advanced VLSI CAD
EE5780 Advanced VLSI CAD Lecture 4 DC and Transient Responses, Circuit Delays Zhuo Feng 4.1 Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay
More informationDESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C
MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First
More informationLecture 10, ATIK. Data converters 3
Lecture, ATIK Data converters 3 What did we do last time? A quick glance at sigma-delta modulators Understanding how the noise is shaped to higher frequencies DACs A case study of the current-steering
More informationTopic 4. The CMOS Inverter
Topic 4 The CMOS Inverter Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Topic 4-1 Noise in Digital Integrated
More informationEE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow
EE 330 Lecture 16 MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow Review from Last Time Operation Regions by Applications Id I D 300 250 200 150
More informationChapter 2 Switched-Capacitor Circuits
Chapter 2 Switched-Capacitor Circuits Abstract his chapter introduces SC circuits. A brief description is given for the main building blocks of a SC filter (operational amplifiers, switches, capacitors,
More informationOperational Amplifiers
Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and
More informationEE 330 Lecture 16. MOSFET Modeling CMOS Process Flow
EE 330 Lecture 16 MOSFET Modeling CMOS Process Flow Model Extensions 300 Id 250 200 150 100 50 300 0 0 1 2 3 4 5 Vds Existing Model 250 200 Id 150 100 50 Slope is not 0 0 0 1 2 3 4 Actual Device Vds Model
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationECE 546 Lecture 11 MOS Amplifiers
ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase
More informationECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3
ECE 523/42 - Analog Electronics University of New Mexico Solutions Homework 3 Problem 7.90 Show that when ro is taken into account, the voltage gain of the source follower becomes G v v o v sig R L r o
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)
1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationFundamentals of the Metal Oxide Semiconductor Field-Effect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
More informationAnalog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion
Analog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion 6.082 Fall 2006 Analog Digital, Slide Plan: Mixed Signal Architecture volts bits
More informationSwitched Capacitor Circuits I. Prof. Paul Hasler Georgia Institute of Technology
Switched Capacitor Circuits I Prof. Paul Hasler Georgia Institute of Technology Switched Capacitor Circuits Making a resistor using a capacitor and switches; therefore resistance is set by a digital clock
More informationElectronics and Communication Exercise 1
Electronics and Communication Exercise 1 1. For matrices of same dimension M, N and scalar c, which one of these properties DOES NOT ALWAYS hold? (A) (M T ) T = M (C) (M + N) T = M T + N T (B) (cm)+ =
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationDiscrete-Time Filter (Switched-Capacitor Filter) IC Lab
Discreteime Filter (Switchedapacitor Filter) I Lab Discreteime Filters AntiAliasing Filter & Smoothing Filter f pass f stop A attenuation FIR Filters f max Windowing (Kaiser), Optimization 0 f s f max
More informationECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN
ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN CMOS PROCESS CHARACTERIZATION VISHAL SAXENA VSAXENA@UIDAHO.EDU Vishal Saxena DESIGN PARAMETERS Analog circuit designers care about: Open-loop Gain: g m r o
More informationCommon Drain Stage (Source Follower) Claudio Talarico, Gonzaga University
Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C
More informationNyquist-Rate D/A Converters. D/A Converter Basics.
Nyquist-Rate D/A Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 20 D/A Converter Basics. B in D/A is a digital signal (or word), B in b i B in = 2 1
More informationOPAMPs I: The Ideal Case
I: The Ideal Case The basic composition of an operational amplifier (OPAMP) includes a high gain differential amplifier, followed by a second high gain amplifier, followed by a unity gain, low impedance,
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
More informationSection 4. Nonlinear Circuits
Section 4 Nonlinear Circuits 1 ) Voltage Comparators V P < V N : V o = V ol V P > V N : V o = V oh One bit A/D converter, Practical gain : 10 3 10 6 V OH and V OL should be far apart enough Response Time:
More informationEE 330 Lecture 17. MOSFET Modeling CMOS Process Flow
EE 330 Lecture 17 MOSFET Modeling CMOS Process Flow Review from Last Lecture Limitations of Existing Models V DD V OUT V OUT V DD?? V IN V OUT V IN V IN V DD Switch-Level Models V DD Simple square-law
More informationOPERATIONAL AMPLIFIER ª Differential-input, Single-Ended (or Differential) output, DC-coupled, High-Gain amplifier
à OPERATIONAL AMPLIFIERS à OPERATIONAL AMPLIFIERS (Introduction and Properties) Phase relationships: Non-inverting input to output is 0 Inverting input to output is 180 OPERATIONAL AMPLIFIER ª Differential-input,
More informationEE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors
EE 330 Lecture 16 Devices in Semiconductor Processes MOS Transistors Review from Last Time Model Summary I D I V DS V S I B V BS = 0 0 VS VT W VDS ID = μcox VS VT VDS VS V VDS VS VT L T < W μc ( V V )
More informationEE100Su08 Lecture #9 (July 16 th 2008)
EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart
More informationLecture 6: DC & Transient Response
Lecture 6: DC & Transient Response Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline Pass Transistors DC Response Logic Levels and Noise Margins
More informationStability and Frequency Compensation
類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationSystematic Design of Operational Amplifiers
Systematic Design of Operational Amplifiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 061 Table of contents Design of Single-stage OTA Design of
More informationReview of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model
Content- MOS Devices and Switching Circuits Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model A Cantoni 2009-2013 Digital Switching 1 Content- MOS
More information55:041 Electronic Circuits The University of Iowa Fall Final Exam
Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout
More informationMicroelectronic Circuit Design 4th Edition Errata - Updated 4/4/14
Chapter Text # Inside back cover: Triode region equation should not be squared! i D = K n v GS "V TN " v & DS % ( v DS $ 2 ' Page 49, first exercise, second answer: -1.35 x 10 6 cm/s Page 58, last exercise,
More informationAt point G V = = = = = = RB B B. IN RB f
Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F
More informationECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution
ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown
More informationHomework Assignment 11
Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors
More informationLecture 12 CMOS Delay & Transient Response
EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 12 CMOS Delay & Transient Response Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology
More informationTime Varying Circuit Analysis
MAS.836 Sensor Systems for Interactive Environments th Distributed: Tuesday February 16, 2010 Due: Tuesday February 23, 2010 Problem Set # 2 Time Varying Circuit Analysis The purpose of this problem set
More informationNyquist-Rate A/D Converters
IsLab Analog Integrated ircuit Design AD-51 Nyquist-ate A/D onverters כ Kyungpook National University IsLab Analog Integrated ircuit Design AD-1 Nyquist-ate MOS A/D onverters Nyquist-rate : oversampling
More information