Lecture 320 Improved OpenLoop Comparators and Latches (3/28/10) Page 3201


 Benedict Walsh
 1 years ago
 Views:
Transcription
1 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog Circuit Design, 2 nd Edition Reference Pages Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 322 AUTOZEROING Principle of Autozeroing Use the comparator as an op amp to sample the dc input offset voltage and cancel the offset during operation. V OS Ideal Comparator V OS Ideal Comparator C AZ V OS V OS V OS C AZ Ideal Comparator Model of Comparator. Autozero Cycle Comparison Cycle Fig Comments: The comparator must be stable in the unitygain mode (selfcompensating comparators are ideal, the twostage comparator would require compensation to be switched in during the autozero cycle.) Complete offset cancellation is limited by charge injection
2 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 323 Differential Implementation of Autozeroed Comparators Ideal V v Comparator OS OUT = V OS φ 2 V OS Comparator during phase φ V 2 OS C AZ v IN V OS V OS Differential Autozeroed Comparator Comparator during φ 2 phase Fig Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 324 SingleEnded Autozeroed Comparators Noninverting: φ 2 φ 2 C AZ Inverting: Fig C AZ φ 2 Fig Comment on autozeroing: Need to be careful about noise that gets sampled onto the autozeroing capacitor and is present on the comparison phase of the process.
3 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 325 HYSTERESIS Influence of Input Noise on the Comparator Comparator without hysteresis: Comparator threshold v in t v out t Comparator with hysteresis: V TRP V TRP v in Fig. 8.46A t v out Fig. 8.46B t Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 326 Use of Hysteresis for Comparators in a Noisy Environment Transfer curve of a comparator with hysteresis: V TRP V TRP V TRP R 1 (V R OH ) V TRP 2 Counterclockwise Bistable Clockwise Bistable Fig Hysteresis is achieved by the use of positive feedback Externally Internally
4 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 327 Noninverting Comparator using External Positive Feedback Circuit: Upper Trip Point: Fig Assume that =, the upper trip point occurs when, = R 1 R 1 R 1 V TRP V TRP = R 1 Lower Trip Point: Assume that =, the lower trip point occurs when, = R 1 R 1 R 1 R 1 (V R 1 R OH ) v 2 OUT R 1 V OH R 1 V TRP V TRP = R 1 Width of the bistable characteristic: Vin = VTRP VTRP = R1 VOHVOL R2 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 328 Inverting Comparator using External Positive Feedback Circuit: R 1 R 1 R 1 R 1 (V R 1 R OH ) 2 R 1 R 1 Upper Trip Point: Fig R 1 = V TRP = R 1 Lower Trip Point: R 1 = V TRP = R 1 Width of the bistable characteristic: Vin = VTRP VTRP = R1 R1R2 VOHVOL
5 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 329 Horizontal Shifting of the CCW Bistable Characteristic Circuit: Upper Trip Point: V REF = R 1 R 1 R 1 V TRP V TRP = R 1 V REF R 1 Lower Trip Point: V REF = R 1 R 1 R V 2 OH R 1 R V 2 TRP V TRP = R 1 R V 2 REF R 1 R V 2 OH Shifting Factor: ± R 1 V REF R 1 (V V R OH ) 2 R OH 2 R R 1 1 R V REF 2 R 1 V REF R 1 R V 2 OL Fig Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 Horizontal Shifting of the CW Bistable Characteristic Circuit: Upper Trip Point: V REF R 1 R 1 = V TRP = R 1 R 1 V REF Lower Trip Point: = V TRP = R 1 R 1 V REF Shifting Factor: ± R 1 V REF R 1 R 1 ( ) R R 1 R VREF 2 R 1 R 1 R R R 1 Fig. 8.41
6 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 3211 Example 321 Design of an Inverting Comparator with Hysteresis Use the inverting bistable to design a highgain, openloop comparator having an upper trip point of 1V and a lower trip point of V if = 2V and = 2V. Solution Putting the values of this example into the above relationships gives and 1 = R 1 R 1 2 = R 1 R 1 (2) R 1 V REF R 1 V REF Solving these two equations gives 3R 1 = and V REF = (2/3)V. Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 3212 Hysteresis using Internal Positive Feedback Simple comparator with internal positive feedback: I Bias M3 M6 M7 M4 v o1 v o2 v i1 v i2 M8 V SS Fig
7 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 3213 Internal Positive Feedback Upper Trip Point Assume that the gate of is on ground and the input to is much smaller than zero. The resulting circuit is: on, off M3 on, M6 on (active), M4 and M7 off. v o2 is high. M6 wants to source the current i 6 = W 6/L 6 W 3 /L 3 i 1 As v in begins to increase towards the trip point, the I 5 current flow through increases. When i 2 = i 6, Fig A the upper trip point will occur. V SS i 5 = i 1 i 2 = i 3 i 6 = i 3 W 6 /L 6 W 3 /L 3 i 3 = i 3 1 W 6/L 6 i 5 W 3 /L 3 i 1 = i 3 = 1[(W 6 /L 6 )/(W 3 /L 3 )] Also, i 2 = i 5 i 1 = i 5 i 3 Knowing i 1 and i 2 allows the calculation of v GS1 and v GS2 which gives 2i 2 2i 1 V TRP = v GS2 v GS1 = 2 V T2 1 V T1 v o1 M3 M6 i 1 = i 3 M7 M4 i 2 = i 6 vo2 v in Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 3214 Internal Positive Feedback Lower Trip Point Assume that the gate of is on ground and the input to is much greater than zero. The resulting circuit is: on, off M4 and M7 on, M3 and M6 off. v o1 is high. M7 wants to source the current i 7 = W 7/L 7 W 4 /L 4 i 2 v o1 M3 M6 M7 M4 v i1 i 1 = i 7 i 2 = i 4 vo2 v i1 v i As v in begins to decrease towards the trip point, the current flow through increases. When i 1 = i 7, the V Fig B SS lower trip point will occur. i 5 = i 1 i 2 = i 7 i 4 = W 7 /L 7 W 4 /L 4 i 4 i 4 = i 4 1 W 7/L 7 i 5 W 4 /L i 4 2 = i 4 = 1[(W 7 /L 7 )/(W 4 /L 4 )] Also, i 1 = i 5 i 2 = i 5 i 4 Knowing i 1 and i 2 allows the calculation of v GS1 and v GS2 which gives 2i 2 V TRP = v GS2 v GS1 = 2 V 2i 1 T2 1 V T1 I 5
8 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 3215 Example 322 Calculation of Trip Voltages for a Comparator with Hysteresis Consider the circuit shown. If K N = 11μA/V 2, K P = 5μA/V2, and V TN = V TP =.7V, calculate the positive and negative threshold points if the device lengths are all 1 μm and the widths are given as: W 1 = W 2 = W 6 = W 7 = 1 μm and W 3 = W 4 = 2 μm. The gate of is tied to ground and the input is the gate of. The current, i 5 = 2 μa Solution To calculate the positive trip point, assume that the input has been negative and is heading positive. i 6 = (W/L) 6 (W/L) 3 i 3 = (5/1)(i 3 ) i 3 = i 2 = i 5 i 1 = = μa v GS1 = 2i 1 v GS2 = 2i 2 1/2 2 VT2 = /2 (5)11.7 =.946V V TRP v GS2 v GS1 = =.136V I Bias M3 M6 M7 M4 v o1 v o2 i 5 1[(W/L) 6 /(W/L) 3 ] = i 2μA 1 = 15 = 3.33 μa /2 1 VT1 = (5)11 1/2.7 =.81V M8 v i1 V SS v i2 Fig Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 3216 Example 322 Continued Determining the negative trip point, similar analysis yields i 4 = 3.33 μa i 1 = μa v GS2 =.81V v GS1 =.946V V TRP v GS2 v GS1 = =.136V PSPICE simulation results of this circuit are shown below v o2 1.8 (volts) v in (volts) Fig
9 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 3217 Complete Comparator with Internal Hysteresis I Bias M3 M6 M7 M4 M9 M8 v i1 vi2 v out 1 M8 V SS Fig Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 3218 Schmitt Trigger The Schmitt trigger is a circuit that has better defined switching points. Consider the following circuit: v in M4 M3 M6 v out Fig How does this circuit work? Assume the input voltage, v in, is low and the output voltage, v out, is high. M3, M4 and are on and, and M6 are off. When v in is increased from zero, starts to turn on causing M3 to start turning off. Positive feedback causes to turn on further and eventually both and are on and the output is at zero. The upper switching point, V TRP is found as follows: When v in is low, the voltage at the source of (M3) is v S2 = V TN3 V TRP = v in when turns on given as V TRP = V TN2 v S2 V TRP occurs when the input voltage causes the currents in M3 and to be equal.
10 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 3219 Schmitt Trigger Continued Thus, i D1 = 1 ( V TRP V TN1 ) 2 = 3 ( v S2 V TN3 ) 2 = i D3 which can be written as, assuming that V TN2 = V TN3, 1 ( V TRP V TN1 ) 2 = 3 ( V TRP ) 2 V TRP = V TN1 3 / / 1 The switching point, V TRP is found in a similar manner and is: 5 ( V TRP V TP5 ) 2 = 6 ( V TRP ) 2 V TRP = The bistable characteristic is, v out 5 / 6 ( V TP5 ) 1 5 / 6 v in V TRP V TRP Fig Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 322 SIMPLE LATCHES Regenerative Comparators Regenerative comparators use positive feedback to accomplish the comparison of two signals. es can have a faster switching speed than the previous comparators. NMOS and PMOS latch: I 1 I 2 v o1 vo2 v o1 vo2 I 1 I 2 NMOS latch PMOS latch Fig. 8.53
11 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 3221 Operating Modes of the The latch has two modes of operation enable or latch and Enable (enable_bar) or (latch_bar). 1.) During the Enable_bar, the latch is turned off (currents are removed) and the unknown inputs are applied to it. The parasitic capacitance at the latch nodes hold the unknown voltage. 2.) During Enable, the latch is turned on, and the positive feedback acts on the applied inputs and causes one side of the latch to go high and the other side to go low. Enable_bar: I 1 I 2 Enable V o1ʼ Enable V o2ʼ V Enable Enable o1ʼ V o2ʼ I 1 I 2 NMOS latch PMOS latch The inputs are initially applied to the outputs of the latch. V o1 = initial input applied to v o Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 3222 Step Response of a (Enable) Circuit: R i and C i are the resistance and capacitance seen to ground from the ith transistor. I 1 I 2 v o2 C 1 v o1 Vo2 V g o1 ' m1v o2 R 1 s Nodal equations: g m1 V o2 G 1 V o1 sc 1 V o1 V o1 s = g m1 V o2 G 1 V o1 sc 1 V o1 C 1 V o1 = g m2 V o1 G 2 V o2 sc 2 V o2 V o2 s = g m2 V o1 G 2 V o2 sc 2 V o2 C 2 V o2 = Solving for V o1 and V o2 gives, V o1 g m2 V o1 C 2 V o2 ' s V o2 Fig V o1 = R 1 C 1 sr 1 C 1 1 V o1 g m1r 1 sr 1 C 1 1 V 1 o2 = s 1 1 V o1 g m1r 1 s 1 1 V o2 C 2 V o2 = s C 2 1 V o2 g m2 s C 2 1 V 2 o1 = s 2 1 V o2 g m2 s 2 1 V o1 Defining the output, V o, and input, V i, as V o = V o2 V o1 and V i = V o2 V o1
12 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 3223 Step Response of the Continued Solving for V o gives, V o = V o2 V o1 = s1 V i g mr s1 V o or V i V i V o = s(1g m R) = 1g m R V i s = 1g m R 1 s 1 where = 1g m R Taking the inverse Laplace transform gives v o (t) = V i e t/ = V i e t(1g mr) / e g mrt/v i, if g m R >>1. Define the latch time constant as if C C gs. L = g m R = C g m =.67WLC ox 2K (W/L)I =.67C ox WL 3 2K I Vout(t) = e t/ L Vi Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 3224 Step Response of a Continued Normalize the output voltage by ( ) to get V out (t) V i V = e t/ L OL which is plotted as, The propagation delay time is t p = L ln 2V i ΔV i V.5 OH.6 ΔV out Note that the larger the V i, the faster the response. 1 2 t τ L Fig. 8.55
13 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 3225 Example 323 Time Domain Characteristics of a. Find the propagation time delay for the NMOS if the W/L of the latch transistors is 5μm/.5μm and the latch dc current is 1μA when V i =.1( ) and V i =.1( ). Solution The transconductance of the latch transistors is g m = = 155μS The output conductance is.6μs which gives g m R of 93V/V. Since g m R is greater than 1, we can use the above results. Therefore the latch time constant is found as L =.67C ox WL3 2K I =.67(6.6x1 4) (5.5)x x16 1x16 =.131ns Since the propagation time delay is the time when the output is.5( ), then using the above results or Fig we find for V i =.1( ) that t p = 3.91 L =.512ns and for V i =.1( ) that t p = 1.61 L =.211ns. Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 3226 Comparator using a with a BuiltIn Reference How does it operate? 1.) Devices in shaded region operate in the triode region. /Reset 2.) When the latch/reset goes high, the upper crosscoupled inverterlatch regenerates. The drain currents of and M6 are steered to obtain a final state determined by the mismatch between the R 1 and resistances. 1 R 1 = K N W 1 L (v in V T ) W 2 L (V REF V T ) and 1 = K N W 1 L (v in V T ) W 2 L (V REF V T ) 3.) The input voltage which causes R 1 = is v in (threshold) = (W 2 /W 1 )V REF W 2 /W 1 = 1/4 generates a threshold of ±.25V REF. Performance 2Ms/s & 2μW M9 M7 M8 M6 /Rese M3 v out v out M4 R 1 v in v in V REF V REF φ1 Fig T.B. Cho and P.R. Gray, A 1b, 2Msamples/s, 35mW pipeline A/D Converter, IEEE J. SolidState Circuits, vol. 3, no. 3, pp , March 1995.
14 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 3227 Simple, Low Power ed Comparator M9 M7 M8 M6 φ1 M3 v out v out M4 v in v in Dissipated 5μW when clocked at 2MHz. Selfreferenced Fig A. Coban, 1.5V, 1mW, 98dB DeltaSigma ADC, Ph.D. dissertation, School of ECE, Georgia Tech, Atlanta, GA Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 3228 TailReferenced The previous two latches experience poor input offset voltage characteristics because the input devices are working in the linear region during the latch phase. The latch below keeps the input devices in the saturation region. The resulting larger gain of the input devices reduces the input offset voltage as shown. The input offset voltage of the tail referenced latch is compared between two latches with the referenced latch for 1 samples. The xaxis is the deviation from the mean of the first latch and the y axis is the deviation of the mean of the second latch. v out v in V ref V ref v out v in All transistors are 3.5μm/.4μm excep and
15 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 3229 CMOS Circuit: φ M6 M8 V REF M3 M4 v out v in M7 vout φ Input offset voltage distribution: Number of Samples Fig ;;; ; ;;; σ = 5.65 L = 1.2μm (.6μm Process) Input offset voltage (mv) Fig Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 323 CMOS with Different Inputs and Outputs Inputs _bar M6 M7 Outputs M3 M When _bar is high,, M6 and M7 are off and the latch is disabled and the outputs are shorted together. When _bar is low, the input voltages stored at the sources of and will cause one of the latch outputs to be high and the other to be low. The source of and that is higher will have a larger sourcegate voltage resulting in a larger transconductance and more gain than the other transistor.
16 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 3231 Metastability Metastability is the condition where the latch cannot make a decision in the time allocated. Normally due to the fact that the input is small (within the input resolution range). Metastability can be improved (reduced) by increasing the gain of the comparator by preceding it with an amplifier to keep the signal input to the latch as large as possible under all conditions. The preamplifier also reduced the input offset voltage. _bar Inputs Comparator Inputs Outputs V NB1 Preamplifier Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 3232 SUMMARY Discretetime comparators must work with clocks Switched capacitor comparators use op amps to transfer charge and autozero Regenerative comparators (latches) use positive feedback The propagation delay of the regenerative comparator is slow at the beginning and speeds up rapidly as time increases The highest speed comparators will use a combination of openloop comparators and latches
Lecture 400 DiscreteTime Comparators (4/8/02) Page 4001
Lecture 400 DiscreteTime omparators (4/8/02) Page 4001 LETURE 400 DISRETETIME OMPARATORS (LATHES) (READING: AH 475483) Objective The objective of this presentation is: 1.) Illustrate discretetime comparators
More informationLecture 310 OpenLoop Comparators (3/28/10) Page 3101
Lecture 310 OpenLoop Comparators (3/28/10) Page 3101 LECTURE 310 OPENLOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, openloop comparators Twopole, openloop
More informationDesign of Analog Integrated Circuits
Design of Analog Integrated Circuits Chapter 11: Introduction to Switched Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 SwitchedCapacitor Amplifiers 13.4
More informationECE 6412, Spring Final Exam Page 1
ECE 64, Spring 005 Final Exam Page FINAL EXAMINATION SOLUTIONS (Average score = 89/00) Problem (0 points This problem is required) A comparator consists of an amplifier cascaded with a latch as shown below.
More informationECE343 Test 2: Mar 21, :008:00, Closed Book. Name : SOLUTION
ECE343 Test 2: Mar 21, 2012 6:008:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter
ECE 438: Digital Integrated Circuits Assignment #4 The Inverter Text: Chapter 5, Digital Integrated Circuits 2 nd Ed, Rabaey 1) Consider the CMOS inverter circuit in Figure P1 with the following parameters.
More informationECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120
ECE 6412, Spring 2002 Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 Problem 1O 2O 3 4 5 6 7 8 Score INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of
More informationErrata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg
Errata 2 nd Ed. (5/22/2) Page Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg Page Errata 82 Line 4 after figure 3.23, CISW CJSW 88 Line between Eqs. (3.32)
More informationV in (min) and V in (min) = (V OH V OL ) dv out (0) dt = A p 1 V in = = 10 6 = 1V/µs
ECE 642, Spring 2003  Final Exam Page FINAL EXAMINATION (ALLEN)  SOLUTION (Average Score = 9/20) Problem  (20 points  This problem is required) An openloop comparator has a gain of 0 4, a dominant
More informationLecture 37: Frequency response. Context
EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP1 omparators A comparator is used to detect whether a signal is greater
More informationErrata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg
Errata nd Ed. (0/9/07) Page Errata of CMOS Analog Circuit Design nd Edition By Phillip E. Allen and Douglas R. Holberg Page Errata 8 Line 4 after figure 3.3, CISW CJSW 0 Line from bottom: F F 5 Replace
More informationLecture 14  Digital Circuits (III) CMOS. April 1, 2003
6.12  Microelectronic Devices and Circuits  Spring 23 Lecture 141 Lecture 14  Digital Circuits (III) CMOS April 1, 23 Contents: 1. Complementary MOS (CMOS) inverter: introduction 2. CMOS inverter:
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 18: March 27, 2018 Dynamic Logic, Charge Injection Lecture Outline! Sequential MOS Logic " DLatch " Timing Constraints! Dynamic Logic " Domino
More informationECEN 610 MixedSignal Interfaces
ECEN 610 MixedSignal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. HoyosECEN610 1 SampleandHold Spring 014 S. HoyosECEN610 ZOH vs. TrackandHold V(t)
More informationLecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS
Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS Outline NMOS inverter with resistor pullup The inverter NMOS inverter with currentsource pullup Complementary MOS (CMOS) inverter Static analysis
More informationECE343 Test 1: Feb 10, :008:00pm, Closed Book. Name : SOLUTION
ECE343 Test : Feb 0, 00 6:008:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z
More informationEECS 141: FALL 05 MIDTERM 1
University of California College of Engineering Department of Electrical Engineering and Computer Sciences D. Markovic TuTh 111:3 Thursday, October 6, 6:38:pm EECS 141: FALL 5 MIDTERM 1 NAME Last SOLUTION
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationLECTURE 380 TWOSTAGE OPENLOOP COMPARATORS  II (READING: AH ) Trip Point of an Inverter
Lecture 380 TwoStage OpenLoop ComparatorsII (4/5/02) Page 3801 LECTURE 380 TWOSTAGE OPENLOOP COMPARATORS  II (READING: AH 445461) Trip Point of an Inverter V DD In order to determine the propagation
More informationEEC 118 Lecture #5: CMOS Inverter AC Characteristics. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 8 Lecture #5: CMOS Inverter AC Characteristics Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Acknowledgments Slides due to Rajit Manohar from ECE 547 Advanced
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 17: March 23, 2017 Energy and Power Optimization, Design Space Exploration, Synchronous MOS Logic Lecture Outline! Energy and Power Optimization
More informationLECTURE 130 COMPENSATION OF OP AMPSII (READING: GHLM , AH )
Lecture 30 Compensation of Op AmpsII (/26/04) Page 30 LECTURE 30 COMPENSATION OF OP AMPSII (READING: GHLM 638652, AH 260269) INTRODUCTION The objective of this presentation is to continue the ideas of
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationEE 434 Lecture 33. Logic Design
EE 434 Lecture 33 Logic Design Review from last time: Ask the inverter how it will interpret logic levels V IN V OUT V H =? V L =? V LARGE V H V L V H Review from last time: The twoinverter loop X Y X
More informationELEN 610 Data Converters
Spring 04 S. Hoyos  EEN60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos  EEN60 Electronic Noise Signal to Noise ratio SNR Signal Power
More informationAssignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.
Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT3 Department of Electrical and Computer Engineering Winter 2012 1. A commonemitter amplifier that can be represented by the following equivalent circuit,
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 15: March 15, 2018 Euler Paths, Energy Basics and Optimization Midterm! Midterm " Mean: 89.7 " Standard Dev: 8.12 2 Lecture Outline! Euler
More informationECE 342 Solid State Devices & Circuits 4. CMOS
ECE 34 Solid State Devices & Circuits 4. CMOS Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 34 Jose Schutt Aine 1 Digital Circuits V IH : Input
More informationECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN
ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN CMOS PROCESS CHARACTERIZATION VISHAL SAXENA VSAXENA@UIDAHO.EDU Vishal Saxena DESIGN PARAMETERS Analog circuit designers care about: Openloop Gain: g m r o
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationPASSTRANSISTOR LOGIC. INEL Fall 2014
PASSTRANSISTOR LOGIC INEL 4207  Fall 2014 Figure 15.5 Conceptual passtransistor logic gates. (a) Two switches, controlled by the input variables B and C, when connected in series in the path between
More informationSwitchedCapacitor Circuits David Johns and Ken Martin University of Toronto
SwitchedCapacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor NChannel MOSFET Built on ptype
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 WideSwing Current Mirrors I bias I V I in out out = I in V W L bias 
More informationMidterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 16: March 21, 2017 Transmission Gates, Euler Paths, Energy Basics Review Midterm! Midterm " Mean: 79.5 " Standard Dev: 14.5 2 Lecture Outline!
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationLecture 10, ATIK. Data converters 3
Lecture, ATIK Data converters 3 What did we do last time? A quick glance at sigmadelta modulators Understanding how the noise is shaped to higher frequencies DACs A case study of the currentsteering
More informationLecture 12 Circuits numériques (II)
Lecture 12 Circuits numériques (II) Circuits inverseurs MOS Outline NMOS inverter with resistor pullup The inverter NMOS inverter with currentsource pullup Complementary MOS (CMOS) inverter Static analysis
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam
More information9/18/2008 GMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI esign Chapter IV esigning Sequential Logic Circuits (Chapter 7) 1 Sequential Logic Inputs Current State COMBINATIONAL LOGIC Registers Outputs Next state 2 storage mechanisms positive
More informationLecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Total Power. Energy and Power Optimization. Worksheet Problem 1
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 16: March 20, 2018 Energy and Power Optimization, Design Space Exploration Lecture Outline! Energy and Power Optimization " Tradeoffs! Design
More informationHightoLow Propagation Delay t PHL
HightoLow Propagation Delay t PHL V IN switches instantly from low to high. Driver transistor (nchannel) immediately switches from cutoff to saturation; the pchannel pullup switches from triode to
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NORgate C = NOT (A or B)
1 Introduction to TransistorLevel Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationGMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI esign Chapter IV esigning Sequential Logic Circuits (Chapter 7) 1 Sequential Logic Inputs Current State COMBINATIONAL LOGIC Registers Outputs Next state 2 storage mechanisms positive
More informationECE342 Test 3: Nov 30, :008:00, Closed Book. Name : Solution
ECE342 Test 3: Nov 30, 2010 6:008:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date  Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer  D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationStep 1. Finding V M. Goal: Þnd V M = input voltage for the output = V M both transistors are saturated at V IN = V M since
Step 1. Finding V M Goal: Þnd V M = input voltage for the output = V M both transistors are saturated at V IN = V M since V DSn = V M  0 > V M  V Tn V SDp = V DD  V M = (V DD  V M ) V Tp Equate drain
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationECE321 Electronics I
ECE31 Electronics Lecture 1: CMOS nverter: Noise Margin & Delay Model Payman ZarkeshHa Office: ECE Bldg. 30B Office hours: Tuesday :003:00PM or by appointment Email: payman@ece.unm.edu Slide: 1 CMOS
More informationEE247 Lecture 16. Serial Charge Redistribution DAC
EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of currentswitch DACs Segmented currentswitch DACs DAC self calibration techniques Current copiers Dynamic
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 4 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationCMPEN 411. Spring Lecture 18: Static Sequential Circuits
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 18: Static Sequential Circuits [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp11
More information1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012
/3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS V th " VGS vi  I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F
More informationESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 017 Final Wednesday, May 3 4 Problems with point weightings shown.
More informationSampleandHolds David Johns and Ken Martin University of Toronto
SampleandHolds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 SampleandHold Circuits Also called trackandhold circuits Often needed in A/D converters
More informationLecture 13  Digital Circuits (II) MOS Inverter Circuits. March 20, 2003
6.012 Microelectronic Devices and Circuits Spring 2003 Lecture 131 Lecture 13 Digital Circuits (II) MOS Inverter Circuits March 20, 2003 Contents: 1. NMOS inverter with resistor pullup (cont.) 2. NMOS
More informationCMOS Inverter (static view)
Review: Design Abstraction Levels SYSTEM CMOS Inverter (static view) + MODULE GATE [Adapted from Chapter 5. 5.3 CIRCUIT of G DEVICE Rabaey s Digital Integrated Circuits,, J. Rabaey et al.] S D Review:
More informationMiscellaneous Lecture topics. Mary Jane Irwin [Adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.]
Miscellaneous Lecture topics Mary Jane Irwin [dapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] MOS Switches MOS transistors can be viewed as simple switches. In an NSwitch, the
More informationJan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. November Digital Integrated Circuits 2nd Sequential Circuits
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic esigning i Sequential Logic Circuits November 2002 Sequential Logic Inputs Current State COMBINATIONAL
More informationTopics. Dynamic CMOS Sequential Design Memory and Control. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut
Topics Dynamic CMOS Sequential Design Memory and Control Dynamic CMOS In static circuits at every point in time (except when switching) the output is connected to either GND or V DD via a low resistance
More informationLecture 13 MOSFET as an amplifier with an introduction to MOSFET smallsignal model and smallsignal schematics. Lena Peterson
Lecture 13 MOSFET as an amplifier with an introduction to MOSFET smallsignal model and smallsignal schematics Lena Peterson 20151013 Outline (1) Why is the CMOS inverter gain not infinite? Largesignal
More informationAnnouncements. EE141 Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power
 Fall 2002 Lecture 7 MOS Capacitances Inverter Delay Power Announcements Wednesday 123pm lab cancelled Lab 4 this week Homework 2 due today at 5pm Homework 3 posted tonight Today s lecture MOS capacitances
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 14 The CMOS Inverter: dynamic behavior (sizing, inverter
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor
More informationThe Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 Transistor Resistance Two
More informationThe Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 Transistor Resistance Two
More informationEE115C Digital Electronic Circuits Homework #4
EE115 Digital Electronic ircuits Homework #4 Problem 1 Power Dissipation Solution Vdd =1.0V onsider the source follower circuit used to drive a load L =20fF shown above. M1 and M2 are both NMOS transistors
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationCMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)
CMPEN 411 VLSI Digital Circuits Lecture 04: CMOS Inverter (static view) Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationObjective and Outline. Acknowledgement. Objective: Power Components. Outline: 1) Acknowledgements. Section 4: Power Components
Objective: Power Components Outline: 1) Acknowledgements 2) Objective and Outline 1 Acknowledgement This lecture note has been obtained from similar courses all over the world. I wish to thank all the
More information5.0 CMOS Inverter. W.Kucewicz VLSICirciuit Design 1
5.0 CMOS Inverter W.Kucewicz VLSICirciuit Design 1 Properties Switching Threshold Dynamic Behaviour Capacitance Propagation Delay nmos/pmos Ratio Power Consumption Contents W.Kucewicz VLSICirciuit Design
More informationLecture 140 Simple Op Amps (2/11/02) Page 1401
Lecture 40 Simple Op Amps (2//02) Page 40 LECTURE 40 SIMPLE OP AMPS (READING: TextGHLM 425434, 453454, AH 249253) INTRODUCTION The objective of this presentation is:.) Illustrate the analysis of BJT and
More informationEEC 118 Lecture #6: CMOS Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #6: CMOS Logic Rajeevan mirtharajah University of California, Davis Jeff Parkhurst Intel Corporation nnouncements Quiz 1 today! Lab 2 reports due this week Lab 3 this week HW 3 due this
More informationECE 497 JS Lecture  12 Device Technologies
ECE 497 JS Lecture  12 Device Technologies Spring 2004 Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationDigital Integrated Circuits A Design Perspective
igital Integrated Circuits esign Perspective esigning Combinational Logic Circuits 1 Combinational vs. Sequential Logic In Combinational Logic Circuit Out In Combinational Logic Circuit Out State Combinational
More informationCHAPTER 6 CMOS OPERATIONAL AMPLIFIERS
Chapter 6 Introduction (6/24/06) Page 6.0 CHAPTER 6 CMOS OPERATIONAL AMPLIFIERS INTRODUCTION Chapter Outline 6. CMOS Op Amps 6.2 Compensation of Op Amps 6.3 TwoStage Operational Amplifier Design 6.4 Cascode
More informationCMOS Logic Gates. University of Connecticut 181
CMOS Logic Gates University of Connecticut 181 Basic CMOS Inverter Operation V IN P O N O pchannel enhancementtype MOSFET; V T < 0 nchannel enhancementtype MOSFET; V T > 0 If V IN 0, N O is cut off and
More information9/18/2008 GMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI Design Chapter III CMOS Device, Inverter, Combinational circuit Logic and Layout Part 3 Combinational Logic Gates (textbook chapter 6) 9/18/2008 GMU, ECE 680 Physical VLSI Design
More informationDigital Integrated Circuits A Design Perspective
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Designing Sequential Logic Circuits November 2002 Sequential Logic Inputs Current State COMBINATIONAL
More information2007 Fall: Electronic Circuits 2 CHAPTER 10. DeogKyoon Jeong School of Electrical Engineering
007 Fall: Electronic Circuits CHAPTER 10 Digital CMOS Logic Circuits DeogKyoon Jeong dkjeong@snu.ac.kr k School of Electrical Engineering Seoul lnational luniversity it Introduction In this chapter, we
More informationCARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002
CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING 18322 DIGITAL INTEGRATED CIRCUITS FALL 2002 Final Examination, Monday Dec. 16, 2002 NAME: SECTION: Time: 180 minutes Closed
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationProperties of CMOS Gates Snapshot
MOS logic 1 Properties of MOS Gates Snapshot High noise margins: V OH and V OL are at V DD and GND, respectively. No static power consumption: There never exists a direct path between V DD and V SS (GND)
More information6.2 INTRODUCTION TO OP AMPS
Introduction to Op Amps (7/17/00) Page 1 6.2 INTRODUCTION TO OP AMPS INTRODUCTION Objective The objective of this presentation is: 1.) Characterize the operational amplifier 2.) Illustrate the analysis
More informationStability and Frequency Compensation
類比電路設計 (3349)  2004 Stability and Frequency ompensation hingyuan Yang National hunghsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,
More informationESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 2018 Final Monday, Apr 0 5 Problems with point weightings shown.
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 10: February 15, 2018 MOS Inverter: Dynamic Characteristics Penn ESE 570 Spring 2018 Khanna Lecture Outline! Inverter Power! Dynamic Characteristics
More informationPower Dissipation. Where Does Power Go in CMOS?
Power Dissipation [Adapted from Chapter 5 of Digital Integrated Circuits, 2003, J. Rabaey et al.] Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit
More informationCMOS Digital Integrated Circuits Lec 13 Semiconductor Memories
Lec 13 Semiconductor Memories 1 Semiconductor Memory Types Semiconductor Memories Read/Write (R/W) Memory or Random Access Memory (RAM) ReadOnly Memory (ROM) Dynamic RAM (DRAM) Static RAM (SRAM) 1. Mask
More informationPiecewise Nonlinear Approach to the Implementation of Nonlinear Current Transfer Functions
1 Piecewise Nonlinear Approach to the Implementation of Nonlinear Current Transfer Functions Chunyan Wang Abstract A piecewise nonlinear approach to the nonlinear circuit design has been proposed in this
More informationMicroelectronics Main CMOS design rules & basic circuits
GBM8320 Dispositifs médicaux intelligents Microelectronics Main CMOS design rules & basic circuits Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim mohamad.sawan@polymtl.ca M5418 6 & 7 September
More informationMODULE 5 Chapter 7. Clocked Storage Elements
MODULE 5 Chapter 7 Clocked Storage Elements 3/9/2015 1 Outline Background Clocked Storage Elements Timing, terminology, classification Static CSEs Latches Registers Dynamic CSEs Latches Registers 3/9/2015
More informationCMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic [dapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey,. Chandrakasan,. Nikolic] Sp11 CMPEN 411
More informationSection 4. Nonlinear Circuits
Section 4 Nonlinear Circuits 1 ) Voltage Comparators V P < V N : V o = V ol V P > V N : V o = V oh One bit A/D converter, Practical gain : 10 3 10 6 V OH and V OL should be far apart enough Response Time:
More informationTopic 4. The CMOS Inverter
Topic 4 The CMOS Inverter Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ Email: p.cheung@ic.ac.uk Topic 41 Noise in Digital Integrated
More informationMOSFET and CMOS Gate. Copy Right by Wentai Liu
MOSFET and CMOS Gate CMOS Inverter DC Analysis  Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max
More information! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 9: March 9, 8 Memory Overview, Memory Core Cells Today! Charge Leakage/ " Domino Logic Design Considerations! Logic Comparisons! Memory " Classification
More information