Advanced Current Mirrors and Opamps


 Derick Gregory
 1 years ago
 Views:
Transcription
1 Advanced Current Mirrors and Opamps David Johns and Ken Martin slide 1 of 26
2 WideSwing Current Mirrors I bias I V I in out out = I in V W L bias W L n W L n Q5 Q4 Q1 ( n + 1) 2 W L Q3 Q2 W L Used to increase signal swing in cascode mirror Bias drains of Q2 and Q3 close to triode region set to nominal or max value of I bias I in slide 2 of 26
3 WideSwing Current Mirrors Q3 and Q4 act like a single transistor 2I V eff = V eff 2 = V D2 eff 3 = µ n C ox ( W L) Q 5 has same drain current but ( n + 1) 2 times smaller V eff5 = ( n + 1)V eff Similarily V eff1 = V eff4 = nv eff V G5 = V G4 = V G1 = ( n + 1)V eff + V tn V DS2 = V DS3 = V G5 V GS1 = V G5 ( nv eff + V tn ) = V eff Puts Q2 and Q3 right at edge of triode (1) (2) (3) (4) (5) slide 3 of 26
4 WideSwing Current Mirrors Min allowable output voltage If n = 1 V out > V eff1 + V eff2 = ( n + 1)V eff V out > 2V eff With typical value of V eff of 0.2 V, wideswing mirror can operate down to 0.4 V Analyzed with I bias = I in. If I in varies, setting I bias to max I in will ensure transistors remain in active region Setting I bias to nominal I in will result in low output impedance during slewing (can often be tolerated) (6) (7) slide 4 of 26
5 Design Hints Usually designer would take ( W L) 5 smaller to bias Q 2 and Q 3 slightly larger than minimum To save power, bias Q 5 with lower currents while keeping same current densities (and Veff) Choose lengths of Q 2 and Q 3 close to minimum allowable gate length (since Vds are quite small) maximizes freq response Choose Q 1 and Q 4 to have longer gate lengths since Q 1 often has larger voltages ( perhaps twice minimum allowable gate length) Reduces shortchannel effects slide 5 of 26
6 Enhanced OutputImpedance Current Mirror R out Iout I in V bias A V out Q1 Q3 Q2 Use feedback to keep Vds across Q 2 stable R out g m1 r ds1 r ds1 ( 1 + A) Limited by parasitic conductance between drain and substate of Q1 (8) slide 6 of 26
7 Simplified Enhanced OutputImpedance Mirror I in I B2 I B1 I out Q4 Q1 Q6 Q3 Q5 Q2 Rather than build extra opamps, use above Feedback amplifier realized by commonsource amplifier of Q 3 and current source I B1 slide 7 of 26
8 Simplified Enhanced OutputImpedance Mirror Assuming output impedance of I B1 is equal to r ds3, loop gain will be ( g m3 r ds3 ) 2, resulting in r out g m1 g m3 r ds1 r ds2 r ds Circuit consisting of Q 4,Q 5,Q 6, I in, and I B2 operates like a diodeconnected transistor results in accurate matching of to I out Note that shown circuit is NOT wideswing requires output to be + above lower supply 2V eff I in V tn (9) slide 8 of 26
9 WideSwing with Enhanced Output Impedance Add wideswing to improve output voltage swing I out 4I bias 4I bias I in 7I bias = I in 70 I bias I bias 70 Q 5 Q Q 7 Q 8 Q 4 Q Q 6 Q 2 Q3 and Q7 biased at 4 times current density 2V eff Requires roughly twice power dissipation Might need local compensation capacitors slide 9 of 26
10 FoldedCascode Opamp Q11 Q3 Q4 V B1 I bias1 Q12 Q13 Q5 Q6 V in Q1 Q2 Vout CL I bias2 V B2 Q7 Q9 Q8 Q10 slide 10 of 26
11 FoldedCascode Opamp Compensation achieved using load capacitor As load increases, opamp slower but more stable Useful for driving capacitive loads only Large output impedance (not useful for driving resistive loads) Singlegain stage but dc gain can still be quite large (say 1,000 to 3,000) Shown design makes use of wideswing mirrors Simplified bias circuit shown Inclusion of Q12 and Q13 for improved slewrate slide 11 of 26
12 FoldedCascode Opamp A V V out ( s) = = V in ( s) g Z ( s ) m1 L (10) A V = g m1 r out 1 + sr out C L (11) r out is output impedance of opamp (roughly g m r ds 2) For midband freq, capacitor dominates 2 A V g m sc L (12) ω t = g m C L (13) slide 12 of 26
13 FoldedCascode Opamp Maximizing g m of input maximizes freq response (if not limited by secondpoles Choose current of input stage larger than output stage (also maximizes dc gain) Might go as high as 4:1 ratio Large input gm results in better thermal noise Second poles due to nodes at sources of Q5 and Q6 Minimize areas of drains and sources at these nodes with good layout techniques For highfreq, increase current in output stage slide 13 of 26
14 FoldedCascode SlewRate If Q2 turned off due to large input voltage SR = I D C L (14) But if I bias2 > I D3, drain of Q1 pulled near negative power supply Would require a long time to recover from slewrate Include Q12 (and Q13) to clamp node closer to positive power supply Q12 (and Q13) also dynamically increase bias currents during slewrate limiting (added benefit) They pull more current through Q11 thereby increasing bias current in Q3 and Q4 slide 14 of 26
15 FoldedCascode Example Design Goals +2.5V power supply and 2mW opamp with 4:1 ratio of current in input stage to output stage Set bias current in Q11 to be 1/30 of Q3 (or Q4) Channel lengths of 1.6um and max width of 300um with Veff=0.25 (except input transistors) Load cap = 10pF Circuit Design I total = 2( I D1 + I D6 ) = 24I ( B + I B ) = 10I B (15) I I B I D5 I total ( 2mW) 5V = = D6 = = = 40 µa I D3 = I D4 = 5I D5 = 200 µa (16) (17) slide 15 of 26
16 I D1 = I D2 = 4I D5 = 160 µa To find transistor sizing: W  L i = 2I Di µ i C ox V 2 effi rounding to nearest factor of 10 (and limiting to 300um width) results in Q 1 300/1.6 Q 6 60/1.6 Q 11 10/1.6 Q 2 300/1.6 Q 7 20/1.6 Q 12 10/1.6 Q 3 300/1.6 Q 8 20/1.6 Q 13 10/1.6 Q 4 300/1.6 Q 9 20/1.6 Q 5 60/1.6 Q 10 20/1.6 Widths of Q 12 and Q 13 were somewhat arbitrarily chosen to equal the width of Q 11 Transconductance of input transistors (18) (19) slide 16 of 26
17 g m1 = 2 ID1 µ n C ox ( W L) 1 = 2.4 ma/v (20) Unitygain frequency ω t g m1 = = rad/s f t C L Slew rate without clamp transistors 8 = 38 MHz (21) Slew rate with clamp transistors I D12 SR I D4 = = 20 V/µs C L + I D3 = I bias2 = 320 µa I D3 = 30I D11 I D11 = 6.6 µa + I D12 (22) (23) (24) (25) slide 17 of 26
18 Solving above results in which implies leading to slewrate I D11 = µa I D3 = I D4 = 30I D11 = 0.32 ma (26) (27) SR I D4 = = 32 V/µs C L (28) More importantly, time to recover from slewrate limiting is decreased. slide 18 of 26
19 Linear Settling Time Time constant for linear settling time equals inverse of closedloop 3dB freq, where ω 3dB = ω 3dB βω t where β is feedback factor and ω t is unitygain freq of amplifier (not including feedback factor) For 2stage opamp, ω t is relatively independent of load capacitance This is NOT the case where load capacitor is compensation capacitor (foldedcascode and currentmirror opamps) Need to find equivalent load capacitance (29) slide 19 of 26
20 Linear Settling Time C 2 C 1 V in C p C load C C β 1 [ sc ( 1 + C p )] = = 1 [ sc ( 1 + C p )] + 1 ( sc 2 ) C C L C C C 2 ( C 1 + C p ) = + load C 1 + C p + C 2 C C 1 + C p + C 2 (30) (31) slide 20 of 26
21 Linear Settling Time Example Given C 1 = C 2 = C C = C load = 5pFand C p = 0.46 pf, find settling time for 0.1 percent accuracy (i.e. 7 τ) for the currentmirror opamp Solution: Equivalent load capacitance 5( ) C L = = pf which results in a unity gain freq of ω t Kg m1 C L ma/v = = = rad/s pf (32) (33) slide 21 of 26
22 Linear Settling Time Example Feedback factor given by 5 β = = causing a firstorder time constant 1 τ = = 7.8 ns βω t For 0.1 percent accuracy, we need a linear settling time of 7τ or 54 ns. (34) (35) This does not account for any slewrate limiting time. slide 22 of 26
23 Advantages Fully Differential Opamps Use of fullydifferential signals helps to reject commonmode noise and evenorder linearities rejection only partial due to nonlinearities but much better than singleended designs Fast since no extra current mirror needed Disadvantages Requires commonmode feedback (CMFB) circuitry sets average output voltage level, should be fast adds some capacitance to output stage might limit output signal swing Negative going singleended slewrate slower since set by bias current not dynamic slide 23 of 26
24 Fully Differential FoldedCascode Opamp Q3 V B1 Q4 Q11 Q12 V B2 Q5 Q6 Q1 Q2 V out V in I bias V B3 CMFB circuit Q8 Q10 Q7 Q9 V cntrl slide 24 of 26
25 CommonMode Feedback Circuits Q1 I B I B/2 + I B/2 I I I B Q4 V out+ Q2 Q3 V out V cntrl I B/2 I I B Q5 I B/2 + I I B Balanced signal on Vout does not affect Vcntrl Does not depend on smallsignal analysis Q6 slide 25 of 26
26 CommonMode Feedback Circuits V out+ V out φ 1 φ 2 φ 2 φ 1 φ 1 C S C C C C φ 2 φ 2 C S φ 1 V bias V cntrl Useful for switchedcapacitor circuits Caps Cs set nominal dc bias at bottom of Cc Large output signal swing allowed slide 26 of 26
SampleandHolds David Johns and Ken Martin University of Toronto
SampleandHolds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 SampleandHold Circuits Also called trackandhold circuits Often needed in A/D converters
More informationSwitchedCapacitor Circuits David Johns and Ken Martin University of Toronto
SwitchedCapacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date  Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer  D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationCommon Drain Stage (Source Follower) Claudio Talarico, Gonzaga University
Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i  v o V DD v bs  v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs  C
More informationNyquistRate D/A Converters. D/A Converter Basics.
NyquistRate D/A Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 20 D/A Converter Basics. B in D/A is a digital signal (or word), B in b i B in = 2 1
More informationECE343 Test 1: Feb 10, :008:00pm, Closed Book. Name : SOLUTION
ECE343 Test : Feb 0, 00 6:008:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z
More information1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012
/3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS V th " VGS vi  I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F
More informationV in (min) and V in (min) = (V OH V OL ) dv out (0) dt = A p 1 V in = = 10 6 = 1V/µs
ECE 642, Spring 2003  Final Exam Page FINAL EXAMINATION (ALLEN)  SOLUTION (Average Score = 9/20) Problem  (20 points  This problem is required) An openloop comparator has a gain of 0 4, a dominant
More informationAssignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.
Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT3 Department of Electrical and Computer Engineering Winter 2012 1. A commonemitter amplifier that can be represented by the following equivalent circuit,
More informationECE 546 Lecture 11 MOS Amplifiers
ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase
More informationDESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OPAMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C
MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OPAMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 Email: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OPAMP It consists of two stages: First
More informationStability and Frequency Compensation
類比電路設計 (3349)  2004 Stability and Frequency ompensation hingyuan Yang National hunghsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationCE/CS Amplifier Response at High Frequencies
.. CE/CS Amplifier Response at High Frequencies INEL 4202  Manuel Toledo August 20, 2012 INEL 4202  Manuel Toledo CE/CS High Frequency Analysis 1/ 24 Outline.1 High Frequency Models.2 Simplified Method.3
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, DITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationLecture 37: Frequency response. Context
EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in
More informationMicroelectronic Circuit Design 4th Edition Errata  Updated 4/4/14
Chapter Text # Inside back cover: Triode region equation should not be squared! i D = K n v GS "V TN " v & DS % ( v DS $ 2 ' Page 49, first exercise, second answer: 1.35 x 10 6 cm/s Page 58, last exercise,
More informationECE343 Test 2: Mar 21, :008:00, Closed Book. Name : SOLUTION
ECE343 Test 2: Mar 21, 2012 6:008:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationLecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation
Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation Text sec 1.2 pp. 2832; sec 3.2 pp. 128129 Current source Ideal goal Small signal model: Open
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP1 omparators A comparator is used to detect whether a signal is greater
More informationIntegrated Circuit Operational Amplifiers
Analog Integrated Circuit Design A video course under the NPTEL Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India National Programme on Technology Enhanced
More informationEE 330. Lecture 35. Parasitic Capacitances in MOS Devices
EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A  β β VXX Q 2
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
OVA & OTA 1 OVA VAOperational Voltage Amplifier Ideally a voltagecontrolled voltage source Typically contains an output stage that can drive arbitrary loads, including small resistances Predominantly
More informationAnalog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras
Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras Lecture No  42 Fully Differential Single Stage Opamp Hello and welcome
More informationExact Analysis of a CommonSource MOSFET Amplifier
Exact Analysis of a CommonSource MOSFET Amplifier Consider the commonsource MOSFET amplifier driven from signal source v s with Thévenin equivalent resistance R S and a load consisting of a parallel
More informationLecture 050 Followers (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen
Lecture 5 Followers (1/11/4) Page 51 LECTURE 5 FOLLOWERS (READING: GHLM 344362, AH 221226) Objective The objective of this presentation is: Show how to design stages that 1.) Provide sufficient output
More informationECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN
ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN CMOS PROCESS CHARACTERIZATION VISHAL SAXENA VSAXENA@UIDAHO.EDU Vishal Saxena DESIGN PARAMETERS Analog circuit designers care about: Openloop Gain: g m r o
More informationAmplifiers, Source followers & Cascodes
Amplifiers, Source followers & Cascodes Willy Sansen KULeuven, ESATMICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 005 02 Operational amplifier Differential pair v : B v + Current mirror
More informationHomework Assignment 09
Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =
More informationFinal Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.
Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the opamp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at
More informationMicroelectronics Main CMOS design rules & basic circuits
GBM8320 Dispositifs médicaux intelligents Microelectronics Main CMOS design rules & basic circuits Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim mohamad.sawan@polymtl.ca M5418 6 & 7 September
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) OPEN BOOK Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationBiasing the CE Amplifier
Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC baseemitter voltage (note: normally plot vs. base current, so we must return to EbersMoll): I C I S e V BE V th I S e V th
More informationChapter 20. Current Mirrors. Basics. Cascoding. Biasing Circuits. Baker Ch. 20 Current Mirrors. Introduction to VLSI
Chapter 20 Current Mirrors Basics Long Channel Matching Biasing Short Channel Temperature Subthreshold Cascoding Simple Low Voltage, Wide Swing Wide Swing, Short Channel Regulated Drain Biasing Circuits
More informationLecture 140 Simple Op Amps (2/11/02) Page 1401
Lecture 40 Simple Op Amps (2//02) Page 40 LECTURE 40 SIMPLE OP AMPS (READING: TextGHLM 425434, 453454, AH 249253) INTRODUCTION The objective of this presentation is:.) Illustrate the analysis of BJT and
More informationMonolithic NChannel JFET Duals
Monolithic NChannel JFET Duals N96/97/98/99 Part Number V GS(off) (V) V (BR)GSS Min (V) Min (ms) I G Max (pa) V GS V GS Max (mv) N96.7 to N97.7 to N98.7 to N99.7 to Monolithic Design High Slew Rate Low
More informationMICROELECTRONIC CIRCUIT DESIGN Second Edition
MICROELECTRONIC CIRCUIT DESIGN Second Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 10/23/06 Chapter 1 1.3 1.52 years, 5.06 years 1.5 2.00 years, 6.65 years 1.8 113
More informationInput Stage. V IC(max) V BE1. V CE 5(sat ) V IC(min) = V CC +V BE 3 = V EE. + V CE1(sat )
BJT OPAMPs Input Stage The input stage is similar to MOS design. Take a pnp input stage (Q1 Q2) with npn current mirror load (Q3 Q4) and a pnp tail current source (Q5). Then, V IC(max) = V CC V BE1 V
More informationECE315 / ECE515 Lecture 11 Date:
ecture 11 Date: 15.09.016 MOS Differential Pair Quantitative Analysis differential input Small Signal Analysis MOS Differential Pair ECE315 / ECE515 M 1 and M are perfectly matched (at least in theory!)
More informationDelhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:
Serial : 05LS_EE_B_Analog Electronics_908 CLASS TEST (GATE) Delhi Noida Bhopal Hyderabad Jaipur Lucknow ndore Pune Bhubaneswar Kolkata Patna Web: Email: info@madeeasy.in Ph: 04546 CLASS TEST 089 ELECTCAL
More informationLecture 6, ATIK. Switchedcapacitor circuits 2 S/H, Some nonideal effects Continuoustime filters
Lecture 6, ATIK Switchedcapacitor circuits 2 S/H, Some nonideal effects Continuoustime filters What did we do last time? Switched capacitor circuits The basics Chargeredistribution analysis Nonidealties
More informationAdvanced Analog Integrated Circuits. Operational Transconductance Amplifier II MultiStage Designs
Advanced Analog Integrated Circuits Operational Transconductance Amplifier II MultiStage Designs Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard
More informationLecture 310 OpenLoop Comparators (3/28/10) Page 3101
Lecture 310 OpenLoop Comparators (3/28/10) Page 3101 LECTURE 310 OPENLOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, openloop comparators Twopole, openloop
More informationECEN 326 Electronic Circuits
ECEN 326 Electronic Circuits Frequency Response Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering HighFrequency Model BJT & MOS B or G r x C f C or D r
More informationSystematic Design of Operational Amplifiers
Systematic Design of Operational Amplifiers Willy Sansen KULeuven, ESATMICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 1005 061 Table of contents Design of Singlestage OTA Design of
More information55:041 Electronic Circuits The University of Iowa Fall Final Exam
Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a classb amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered
More informationMonolithic NChannel JFET Dual
N9 Monolithic NChannel JFET Dual V GS(off) (V) V (BR)GSS Min (V) g fs Min (ms) I G Max (pa) V GS V GS Max (mv). to. Monolithic Design High Slew Rate Low Offset/Drift Voltage Low Gate Leakage: pa Low Noise:
More informationLecture 13 MOSFET as an amplifier with an introduction to MOSFET smallsignal model and smallsignal schematics. Lena Peterson
Lecture 13 MOSFET as an amplifier with an introduction to MOSFET smallsignal model and smallsignal schematics Lena Peterson 20151013 Outline (1) Why is the CMOS inverter gain not infinite? Largesignal
More information2N5545/46/47/JANTX/JANTXV
N//7/JANTX/JANTXV Monolithic NChannel JFET Duals Product Summary Part Number V GS(off) (V) V (BR)GSS Min (V) g fs Min (ms) I G Max (pa) V GS V GS Max (mv) N. to.. N. to.. N7. to.. Features Benefits Applications
More informationEE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE05 Fall 205 Microelectronic Devices and Circuits Frequency Response Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Amplifier Frequency Response: Lower and Upper Cutoff Frequency Midband
More informationECE342 Test 3: Nov 30, :008:00, Closed Book. Name : Solution
ECE342 Test 3: Nov 30, 2010 6:008:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown
More informationECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120
ECE 6412, Spring 2002 Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 Problem 1O 2O 3 4 5 6 7 8 Score INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of
More informationA LDO Regulator with Weighted Current Feedback Technique for 0.47nF10nF Capacitive Load
A LDO Regulator with Weighted Current Feedback Technique for 0.47nF10nF Capacitive Load Presented by Tan Xiao Liang Supervisor: A/P Chan Pak Kwong School of Electrical and Electronic Engineering 1 Outline
More informationKH600. 1GHz, Differential Input/Output Amplifier. Features. Description. Applications. Typical Application
KH 1GHz, Differential Input/Output Amplifier www.cadeka.com Features DC  1GHz bandwidth Fixed 1dB (V/V) gain 1Ω (differential) inputs and outputs 7/dBc nd/3rd HD at MHz ma output current 9V pp into
More informationDelhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:
Serial : ND_EE_NW_Analog Electronics_05088 Delhi Noida Bhopal Hyderabad Jaipur Lucknow ndore Pune Bhubaneswar Kolkata Patna Web: Email: info@madeeasy.in Ph: 04546 CLASS TEST 089 ELECTCAL ENGNEENG Subject
More informationStudio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.
Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232242 Twostage opamp Analysis Strategy Recognize
More informationKH600. 1GHz, Differential Input/Output Amplifier. Features. Description. Applications. Typical Application
KH GHz, Differential Input/Output Amplifier www.cadeka.com Features DC  GHz bandwidth Fixed db (V/V) gain Ω (differential) inputs and outputs 7/dBc nd/rd HD at MHz ma output current 9V pp into Ω differential
More informationECE 523/421  Analog Electronics University of New Mexico Solutions Homework 3
ECE 523/42  Analog Electronics University of New Mexico Solutions Homework 3 Problem 7.90 Show that when ro is taken into account, the voltage gain of the source follower becomes G v v o v sig R L r o
More informationClass E Design Formulas V DD
Class E Design Formulas V DD RFC C L+X/ω V s (θ) I s (θ) Cd R useful functions and identities Units Constants Table of Contents I. Introduction II. Process Parameters III. Inputs IV. Standard Class E Design
More informationIntroduction to CMOS RF Integrated Circuits Design
V. Voltage Controlled Oscillators Fall 2012, Prof. JianJun Zhou V1 Outline Phase Noise and Spurs Ring VCO LC VCO Frequency Tuning (Varactor, SCA) Phase Noise Estimation Quadrature Phase Generator Fall
More informationCHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012
1 CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN Hà Nội, 9/24/2012 Chapter 3: MOSFET 2 Introduction Classifications JFET DFET (Depletion MOS) MOSFET (Enhancement EFET) DC biasing Small signal
More informationChapter 13 SmallSignal Modeling and Linear Amplification
Chapter 13 SmallSignal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 131 Chapter Goals Understanding of concepts related to: Transistors
More informationECE 6412, Spring Final Exam Page 1
ECE 64, Spring 005 Final Exam Page FINAL EXAMINATION SOLUTIONS (Average score = 89/00) Problem (0 points This problem is required) A comparator consists of an amplifier cascaded with a latch as shown below.
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 4 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationHightoLow Propagation Delay t PHL
HightoLow Propagation Delay t PHL V IN switches instantly from low to high. Driver transistor (nchannel) immediately switches from cutoff to saturation; the pchannel pullup switches from triode to
More informationElectronic Devices and Circuits Lecture 18  Single Transistor Amplifier Stages  Outline Announcements. Notes on Single Transistor Amplifiers
6.012 Electronic Devices and Circuits Lecture 18 Single Transistor Amplifier Stages Outline Announcements Handouts Lecture Outline and Summary Notes on Single Transistor Amplifiers Exam 2 Wednesday night,
More informationECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter
ECE 438: Digital Integrated Circuits Assignment #4 The Inverter Text: Chapter 5, Digital Integrated Circuits 2 nd Ed, Rabaey 1) Consider the CMOS inverter circuit in Figure P1 with the following parameters.
More informationVery Wide Range Tunable CMOS/Bipolar Current Mirrors with Voltage Clamped Input
Very Wide Range Tunable CMOS/Bipolar Current Mirrors with Voltage Clamped Input Teresa SerranoGotarredona, Bernabé LinaresBarranco, and Andreas G. Andreou National Microelectronics Center (CNM), Ed.
More informationLecture 320 Improved OpenLoop Comparators and Latches (3/28/10) Page 3201
Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog
More informationChapter 2 SwitchedCapacitor Circuits
Chapter 2 SwitchedCapacitor Circuits Abstract his chapter introduces SC circuits. A brief description is given for the main building blocks of a SC filter (operational amplifiers, switches, capacitors,
More information6.2 INTRODUCTION TO OP AMPS
Introduction to Op Amps (7/17/00) Page 1 6.2 INTRODUCTION TO OP AMPS INTRODUCTION Objective The objective of this presentation is: 1.) Characterize the operational amplifier 2.) Illustrate the analysis
More informationElectronics II. Final Examination
f3fs_elct7.fm  The University of Toledo EECS:3400 Electronics I Section Student Name Electronics II Final Examination Problems Points.. 3 3. 5 Total 40 Was the exam fair? yes no Analog Electronics f3fs_elct7.fm
More informationErrata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg
Errata 2 nd Ed. (5/22/2) Page Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg Page Errata 82 Line 4 after figure 3.23, CISW CJSW 88 Line between Eqs. (3.32)
More informationVI. Transistor amplifiers: Biasing and Small Signal Model
VI. Transistor amplifiers: iasing and Small Signal Model 6.1 Introduction Transistor amplifiers utilizing JT or FET are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly.
More informationPreamplifier in 0.5µm CMOS
A 2.125 Gbaud 1.6kΩ Transimpedance Preamplifier in 0.5µm CMOS Sunderarajan S. Mohan Thomas H. Lee Center for Integrated Systems Stanford University OUTLINE Motivation Shuntpeaked Amplifier Inductor Modeling
More informationCircle the one best answer for each question. Five points per question.
ID # NAME EE255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions
More informationEE 434 Lecture 33. Logic Design
EE 434 Lecture 33 Logic Design Review from last time: Ask the inverter how it will interpret logic levels V IN V OUT V H =? V L =? V LARGE V H V L V H Review from last time: The twoinverter loop X Y X
More informationEECS 141: FALL 05 MIDTERM 1
University of California College of Engineering Department of Electrical Engineering and Computer Sciences D. Markovic TuTh 111:3 Thursday, October 6, 6:38:pm EECS 141: FALL 5 MIDTERM 1 NAME Last SOLUTION
More information55:041 Electronic Circuits The University of Iowa Fall Exam 2
Exam 2 Name: Score /60 Question 1 One point unless indicated otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.35 μs. Estimate the 3 db bandwidth of the amplifier.
More informationCARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130
ALETON UNIVESITY FINAL EXAMINATION December 005 DUATION 3 HOUS No. of Students 130 Department Name & ourse Number: Electronics ELE 3509 ourse Instructor(s): Prof. John W. M. ogers and alvin Plett AUTHOIZED
More informationLecture 090 Multiple Stage Frequency Response  I (1/17/02) Page 0901
Lecture 9 Multiple Stage Frequency esponse I (/7/2) Page 9 LECTUE 9 MULTIPLESTAGE FEQUENCY ESPONSE I (EADING: GHLM 56527) Objective The objective of this presentation is:.) Develop methods for the frequency
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationSwitched Capacitor: Sampled Data Systems
Switched Capacitor: Sampled Data Systems Basic switched capacitor theory How has Anadigm utilised this. TheoryBasic SC and Anadigm1 Resistor & Charge Relationship I + V  I Resistance is defined in terms
More informationLecture 7, ATIK. Continuoustime filters 2 Discretetime filters
Lecture 7, ATIK Continuoustime filters 2 Discretetime filters What did we do last time? Switched capacitor circuits with nonideal effects in mind What should we look out for? What is the impact on system
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor NChannel MOSFET Built on ptype
More informationLecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER
Lecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER Outline. Introduction 2. CMOS multistage voltage amplifier 3. BiCMOS multistage voltage amplifier 4. BiCMOS current buffer 5. Coupling amplifier
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationPART. Maxim Integrated Products 1
979; Rev ; 9/ SC7 Inverting Charge Pumps General Description The / monolithic, CMOS chargepump voltage inverters in the ultrasmall SC7 package feature a low Ω output resistance, permitting loads up to
More informationElectronics II. Final Examination
The University of Toledo f17fs_elct27.fm 1 Electronics II Final Examination Problems Points 1. 11 2. 14 3. 15 Total 40 Was the exam fair? yes no The University of Toledo f17fs_elct27.fm 2 Problem 1 11
More informationID # NAME. EE255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom
ID # NAME EE255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.
More informationMonolithic NChannel JFET Dual
New Product SST9NL/U9NL Monolithic NChannel JFET Dual PRODUCT SUMMARY V GS(off) (V) V (BR)GSS Min (V) g fs Min (ms) I G Max (pa) V GS  V GS Max (mv) . to .   FEATURES BENEFITS APPLICATIONS Anti Latchup
More informationMonolithic NChannel JFET Dual
N98 Monolithic NChannel JFET Dual V GS(off) (V) V (BR)GSS Min (V) g fs Min (ms) I G Max (pa) V GS V GS Max (mv). to. Monolithic Design High Slew Rate Low Offset/Drift Voltage Low Gate Leakage: pa Low
More informationElectronics II. Midterm II
The University of Toledo f4ms_elct7.fm  Section Electronics II Midterm II Problems Points. 7. 7 3. 6 Total 0 Was the exam fair? yes no The University of Toledo f4ms_elct7.fm  Problem 7 points Given in
More informationElectronics II. Final Examination
The University of Toledo f6fs_elct7.fm  Electronics II Final Examination Problems Points. 5. 0 3. 5 Total 40 Was the exam fair? yes no The University of Toledo f6fs_elct7.fm  Problem 5 points Given is
More informationHomework 6 Solutions and Rubric
Homework 6 Solutions and Rubric EE 140/40A 1. KW Tube Amplifier b) Load Resistor e) Commoncathode a) Input Diff Pair f) CathodeFollower h) Positive Feedback c) Tail Resistor g) Cc d) Av,cm = 1/ Figure
More informationDesign of Analog Integrated Circuits
Design of Analog Integrated Circuits Chapter 11: Introduction to Switched Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 SwitchedCapacitor Amplifiers 13.4
More informationSHM14 UltraFast, 14Bit Linear Monolithic SampleHold Amplifiers
INNOVATION and EX C ELL E N C E UltraFast, 1Bit Linear Monolithic SampleHold Amplifiers FEATURES Fast acquisition time: 10ns to ±0.1% 0ns to ±0.0% ns to ±0.01% ±0.001% Nonlinearity 6µV rms output noise
More information