OPERATIONAL AMPLIFIER ª Differential-input, Single-Ended (or Differential) output, DC-coupled, High-Gain amplifier

Size: px
Start display at page:

Download "OPERATIONAL AMPLIFIER ª Differential-input, Single-Ended (or Differential) output, DC-coupled, High-Gain amplifier"

Transcription

1 à OPERATIONAL AMPLIFIERS à OPERATIONAL AMPLIFIERS (Introduction and Properties) Phase relationships: Non-inverting input to output is 0 Inverting input to output is 180 OPERATIONAL AMPLIFIER ª Differential-input, Single-Ended (or Differential) output, DC-coupled, High-Gain amplifier IDEAL OP-AMP REAL OP-AMP A VO, Gain (Differential) R id Bipolar input >> 10 6 MOS or JFET input R out C.M.R.R db Bandwidth 100 Hz. Univ. of Southern Maine 1 Prof. M.G. Guvench

2 GBW HGain - Bandwidth ProductL 1 MHz MHz Offsets 0 (none) Finite Univ. of Southern Maine 2 Prof. M.G. Guvench

3 I BQ1 and I BQ2 I input bias >» I BQ1» >» I BQ2» Input Offset Current I OS = HI BQ1 - I BQ2 L Real Operational - Amplifiers V OS = V OS HTL, I OS = I OS HTL, A VO = A VO HTL Temperature Coefficient of Input Offset Voltage i.e. H KL dv OS ÄÄ dt > V OS ÄÄÄÄ T where T is absolute temperature, V OS d 5 mv (Bipolar) 1-25 mv (FET), expensive HI OS, I BIAS ) d 1 ma (Bipolar) ~ pa -na (JFET) ~ pa (MOSFET) à OPERATIONAL AMPLIFIER CIRCUITS (APPLICATIONS) In the following analyses, unless mentioned otherwise, the operational amplifiers are treated as if they are "ideal" or near ideal. Univ. of Southern Maine 3 Prof. M.G. Guvench

4 ü I / V (CURRENT / VOLTAGE) CONVERTER J I Bias + I Bias - N 0 V OS 0 Ideal Operational Amplifier If A VO ô v OUT = A VO Hv + - v - L Hv + - v - L = v OUT ÄÄÄÄÄÄÄ A VO ô0 v + 0 î v - = 0 HVirtual GroundL For v - = 0 H v - L - Hv OUT L = R.i R = R.i IN ô v OUT =-R.i IN Therefore, this current-voltage converter circuit behaves just like a "Current-Controlled-Voltage-Source" with zero input resistance. (see Figure below) Univ. of Southern Maine 4 Prof. M.G. Guvench

5 ü INVERTING AMPLIFIER Since v - = 0 Hvirtual groundl i IN = i 1 = v 1 - Hv - L = v 1 Therefore i IN = v 1 flows into the I - V converter which creates v OUT =-R F.i IN, resulting in v OUT = -R F ÄÄÄÄÄÄ v 1 or, A vo = - R F R OUT = 0 R IN = v 1 ÄÄÄÄÄÄÄ = v 1 = for the "inverting" amplifier. i 1 i IN Univ. of Southern Maine 5 Prof. M.G. Guvench

6 ü THE SUMMING AMPLIFIER Univ. of Southern Maine 6 Prof. M.G. Guvench

7 Since v - = 0 Hvirtual groundl i 1 = v 1-0 ÄÄ = v 1 i 2 = v 2-0 ÄÄ R 2 = v 2 ÄÄÄ R i N = v N - 0 ÄÄÄ = v N ÄÄ R N R N N i IN = i i i=1 and v OUT =-R F.i IN v OUT = - R F.v 1 - R F.v R F ÄÄ R 2 R N.v N v OUT = -Ha 1 v 1 + a 2 v a N v N L where a i = - R F R i Comment: (1) This is equivalent to, mathematically, a weighted sum of inputs or simply an addition operation except for the (-) signs. (2) To change the sign of the coefficient of an element of the sum simply employ a unity gain inverting amplifier at its input. v OUT = - R ÅÅÅÅÅ R v IN =-v IN Univ. of Southern Maine 7 Prof. M.G. Guvench

8 ü THE NON-INVERTING AMPLIFIER A vo >> 1 v + = v 1 v - = ÄÄÄÄÄ.v OUT + R F v + - v - = v OUT ÄÄÄÄÄÄÄ A vo ª 0 î v + = v - Therefore, v 1 = ÄÄÄÄÄ.v OUT î v OUT = i j R F + 1 y z.v 1 or A v = i j R F + 1 y z + R F k { k { From the resulting equation observe that: 1. The voltage gain is +I R F ÅÅÅÅÅÅ + 1M positive. R 2. If ÅÅÅÅÅÅ F ö 0 ( R F ö0 (short), ö (open) ) then the gain becomes (+1), i.e. unity gain (absolute unity). v OUT = v 1 UnityGainBuffer Amplifier 3. Since operational amplifier does not draw any current i + º 0 ï R IN > Univ. of Southern Maine 8 Prof. M.G. Guvench

9 ü Effect of Finite A VO on Feedback Amplifier Gain BETA ª b is a transfer relationship. In general b =b (jw) For finite A VO, v OUT = A vo Hv + - v - L, v + = v 1, v - =b.v OUT v OUT = A vo H v 1 -b.v OUT L î H1 +ba vo L v OUT = A vo.v 1 î v OUT ÄÄÄÄÄÄÄ v 1 = A vo ÄÄÄÄÄÄ H1 +ba vo L î v OUT = 1 ÄÄÄÄÄ b ÄÄ 1 + ÄÄÄÄÄ 1 b.a vo v 1 Therefore, as long as b.a vo >> 1 v OUT > 1 ÄÄÄÄÄ b v 1 Example: Univ. of Southern Maine 9 Prof. M.G. Guvench

10 Special Case : v OUT = 1 v 1 = i j1 + R F y z v 1 R 1 k { R F + β= Vout Vin = R F + Non inverting amplifier ü FREQUENCY RESPONSE OF REAL OPERATIONAL AMPLIFIERS Internally Frequency Compensated Op.Amp. (One pole / capacitor dominates) A vo HjwL > A vo H0L ÄÄÄÄÄÄÄ w 1 + j ÄÄÄÄÄÄÄ w 0 A vo HjwL w<<w0 > A vo H0L A vo HjwL w>>w0 > A vo H0L ÄÄ w j ÄÄÄÄÄÄÄ w 0 = A vo H0L.w 0 ÄÄÄ jw = GBW Ä jw Note that when at unity gain frequency A vo Hjw 1 L > 1 and w=w 1 = GBW Notes/Definitions: Unity Gain Frequency = Gain Bandwidth Product (if single pole, -20dB/dec) Unity Gain Frequency GBW (if not -20dB/dec) Definitions: A vo The Open Loop Gain (unloaded, no feedback) BETA ª b The Feedback Ratio b A vo The Closed Loop Gain Univ. of Southern Maine 10 Prof. M.G. Guvench

11 ü Non-Inverting Amplifier's Gain BandWidth Product In the feedback amplifier utilizing this "Real Operational Amplifier" 1 V out HjwL = ÄÄ b HjwL. 1 Ä.V 1 HjwL ÄÄÄÄÄÄ b HjwL.A vo HjwL For the non - inverting amplifier b HjwL = ÄÄÄÄÄ = constant + R F V out ÄÄÄÄ = ÄÄÄÄÄ 1 V 1 b. 1 ÄÄ ÄÄ A vo H0L w 1+j Ä w 0 b. ÄÄÄÄÄÄÄ = 1 ÄÄÄÄÄ b. 1 ÄÄ j ÄÄÄÄÄÄÄ w w ÄÄ 0 b.a vo H0L = 1 ÄÄÄÄÄ b. 1 ÄÄÄÄÄ Ä 1 I1 + ÄÄ b.a vo H0L M + jw b.w 0 A vo H0L For GBW =w 0.A vo H0L and, as long as b.a vo H0L >>> 1 V out ÄÄÄÄ = ÄÄÄÄÄ 1 V 1 b. 1 ÄÄÄÄ 1 + ÄÄÄÄÄÄÄ jw i j GBW ÄÄÄÄÄÄ y 1 z ÄÄÄÄ k b { 1 ÄÄÄÄÄ b = ÄÄÄ w 1 + j I ÄÄÄÄÄ where Hw -3 db L of the feedback amp = GBW ÄÄÄÄÄÄ ÄÄÄÄÄ I 1 b M w -3 db M and i j 1 y ÄÄÄÄÄ z is low frequency gain of the feedback amplifier k b { HGain. Bandwidth L feedback amplifier = HGBWL operational amplifier Univ. of Southern Maine 11 Prof. M.G. Guvench

12 à FREQUENCY RESPONSE OF AN OPAMP AMPLIFIER WITH FREQUENCY DEPENDENT FEEDBACK Definitions: A vo The Open Loop Gain (of the opamp, unloaded, no feedback) BETA ª b The Feedback Ratio b A vo The Closed Loop Gain A v The Feedback Gain (of the overall amplifier) What if A vo =A vo (jw) and b(jw) the frequency response of the operational amplifier is more complicated? Answer: As long as b A vo >>> 1 the response will be 1/b(jw) as shown with the example below. Univ. of Southern Maine 12 Prof. M.G. Guvench

13 à THE DIFFERENCE AMPLIFIER Univ. of Southern Maine 13 Prof. M.G. Guvench

14 Univ. of Southern Maine 14 Prof. M.G. Guvench

15 Use the idea of superposition for 1 & 2 : 1. v 1 0 v 2 π 0 v OUT =- R F.v 2 2. v 1 π 0 v 2 0 v 1 ' = R B.v 1 R A + R B R B v OUT = i j R F + 1 y z v ' 1 = i j R F + 1 y z.v 1 k { k { R A + R B v OUT =- R F v 2 + i j R F + 1 y R B ê R A z ÄÄÄÄÄ k { HR B ê R A + 1L.v 1 If R B ÄÄ R A = R F v OUT = R F Hv 1 - v 2 L Pure Differential Response A Different Approach : HA v L Op.Amp ô î v + > v - v + = R B v 1 v - = R A + R B R F ÄÄÄÄÄ v 2 + ÄÄÄÄÄ v OUT + R F + R F R B v 1 > R A + R B R F ÄÄÄÄÄ v 2 + ÄÄÄÄÄ v OUT + R F + R F v OUT = i j + R F y ÄÄÄÄÄ z i y j v 1 - ÄÄÄÄÄ v 2 z k { k R A + R B + R F { R B R F If R B = R F and R A = î R B ÄÄ R A = R F Then v OUT = + R F i y ÄÄÄÄÄ j ÄÄÄÄÄ v 1 - ÄÄÄÄÄ v 2 z k + R F + R F { R F R F v OUT = R F Hv 1 - v 2 L Choose R B = R F and R A = to make the resistances ( R A êê R B ) and ( êê R F ) equal so that equal I B+ and I B- bias currents (i.e. zero I OS ) create balanced shifts in v + and v -. Otherwise, the difference will get amplified and result in a large offset at the output. Univ. of Southern Maine 15 Prof. M.G. Guvench

16 à LOGARITHMIC AMPLIFERS L og Amplifier for v 1 > 0 If v - is virtual ground then i 1 > v 1 - v - ÄÄÄÄ î i 1 > v 1 i 1 = i C = I S e vbe ÄÄÄÄÄÄ kt ê q for v BE =-v OUT i 1 = v 1 = i C = I S e -vout Ä kt ê q Then for v 1 > 0 output becomes v OUT =- HkTL ÄÄÄÄÄ q v 1 ln i y j ÄÄÄÄÄÄÄ z < 0 k.i S { Lo g Amplifier for v 1 < 0 Univ. of Southern Maine 16 Prof. M.G. Guvench

17 For v 1 < 0 v BE = v OUT i C = I S e vbe ktääääää ê q ÄÄÄÄ = IS e v OUT kt ê q i 1 =-i C Then v OUT =+ HkTL ÄÄÄÄÄ q ln i j -v 1 y ÄÄÄÄÄÄÄ z > 0 k.i S { à ANTI-LOGARITHMIC AMPLIFIERS v 1 > 0 ÄÄÄÄ i C = I S e +veb kt ê q ÄÄÄÄ v OUT =-R F.i C =-R F.I S e +veb kt ê q ÄÄÄÄ For v EB = v 1 v OUT =-R F.I S e + v 1 kt ê q works for v 1 > 0 Univ. of Southern Maine 17 Prof. M.G. Guvench

18 Anti Log Amplifier for v 1 < 0 ÄÄÄÄ v OUT =+R F.I S e - -v 1 kt ê q Hworks if v 1 < 0L ü Applications of Log / Anti-Log Amplifiers: Log HA * BL = Log A + Log B Log HA ê BL = Log A - Log B e a Log A + b Log B = e a Log A.e b Log B = A a.b b Therefore, all of the following mathematical functions, multiplication, division, logarithms, exponentiation, power including roots can be implemented using the circuit shown above. Univ. of Southern Maine 18 Prof. M.G. Guvench

19 à DIFFERENTIATING AMPLIFER (The OpAmp Differentiator) Since v - ô0 Hvirtual groundl then, v OUT =-R.i R + v - ô v OUT =-R.i R i C = C. dv dt = C. d Hv 1 - v - L ÄÄÄÄ dt ô i C = C. dv 1 ÄÄÄ dt v OUT =-RC. dv 1 ÄÄÄ dt To change the sign use unity gain inverter at the input (or the output). Frequency Response: Univ. of Southern Maine 19 Prof. M.G. Guvench

20 v OUT H+L =-RC ÄÄÄÄÄÄÄ d dt v 1 HtL in H s or jw domainl ô V OUT HsL =-RC ÄÄÄÄÄÄÄ d dt V 1 e st V OUT HsL =-src.v 1 e st V 1 e st = V 1 HsL ô V OUT HsL =-src.v 1 HsL V OUT HjwL =-jw RC.V 1 HjwL î H HjwL =-j i w y j ÄÄ z k 1 ê RC { à INTEGRATING AMPLIFIER (The OpAmp Integrator) For v - = virtual ground and i R = i C i R = v 1 - v - ÄÄÄÄ R = v 1 ÄÄÄÄÄÄÄ R and i C = C ÄÄÄÄÄÄÄ d dt Hv - - v OUT L =-C dv OUT ÄÄÄ dt v 1 ÄÄÄÄÄÄÄ R =-C dv OUT ÄÄÄ dt î v OUT =-ÄÄÄÄ 1 t R C v - Ht'L t' + v OUT H0L 0 By introducing a switch the initial value, v OUT H0L set at zero. Univ. of Southern Maine 20 Prof. M.G. Guvench

21 The switch, S keeps shorting the terminals of the capacitor for t < 0. When it opens at t = 0 the capacitor's initial voltage is set to be zero. Frequency Response: V OUT HsL =- 1 ÄÄÄÄÄÄÄ src.v 1 HsL V HjwL =- 1 ÄÄ jw R C V 1 HjwL Univ. of Southern Maine 21 Prof. M.G. Guvench

22 à POWER OPERATIONAL AMPLIFIERS Complementary pairª Q 1 and Q 2 have similar V BE - I C chs. and identical b's but one is NPN, the other is PNP. I OUT = Hb +1L.I OA HI OUT L MAX Hb +1L.HI OA L MAX HI OA L MAX ~ 10 ma then HI OUT L MAX ~ 1A For higher currents you need to use a Darlington transistor. Complementary Emitter Follower Chs. Univ. of Southern Maine 22 Prof. M.G. Guvench

23 Note that Darlington outputs will have more crossover distortion because of doubling of VBE drops. Effect of Negative Feedback on Cross-Over Distortion If A VO of Op Amp. is very high v + = v - v 1 = ÄÄÄÄÄ.v OUT ô v OUT = i j1 + R F y z.v 1 + R F k { Note that the voltage v 1 will need to be ÅÅÅÅÅÅÅÅÅÅÅÅÅÅÅ 0.7 V A VO ~ 7 mv to bring the output out of the cross-over distortion. With an output swing of 10 V, Gain ~ 100 input swing is ÅÅÅÅÅÅÅÅÅÅ ~ 0.1 V. 7 mv Therefore the ratio of (input referred cross - over voltage ê peak voltage) ~ ÅÅÅÅÅÅÅÅÅÅÅÅÅÅÅÅÅÅÅÅÅ ~ , which is very small mv fraction. Univ. of Southern Maine 23 Prof. M.G. Guvench

24 POWER AND OUTPUT RANGE LIMITATIONS 1. I OA I OAMAX ~ 10 ma, I L I LMAX = I OUTMAX > Hb +1L.I OAMAX 2. Typically, V OA V OAMAX, V OAMAX > V CC - 1V V LMAX V OAMAX - V BE1 3. P DQ1 = I L HV CC - V L L for the worst case : V L > 0 P DMAXQ1 I LMAX.V CC For a resistive load: V L = R L.I L P Q = V L.V CC - V 2 L ÄÄÄÄ R L R L Transistor Power Dissipation L V L HV CC V L Lvs. DC Load Voltage For non-resistive loads and for AC waveforms the transistor's power dissipation versus load voltage will be different depending on the waveforms and the phase between voltage and current. Univ. of Southern Maine 24 Prof. M.G. Guvench

25 à OPAMP DC-VOLTAGE REGULATOR ü Simple Zener Diode Regulator (Review) Disadvadvantages to overcome: 1. Fixed output voltage, 2. It cannot handle large I L because it needs high P DMAX zeners, 3. Output voltage varies because of finite r Z ~ 1-10 W, 4. Output resistance º r Z, cannot be smaller, 5. Ripple reduction H r Z R o +r Z L requires higher values of R O, which increases the DC voltage drop across R O, and the power wasted on it. Univ. of Southern Maine 25 Prof. M.G. Guvench

26 ü OPAMP DC-VOLTAGE REGULATOR WITH ADJUSTABLE OUTPUT v + > v - k 1 V Z = k 2 V L ô V L = k 1 k 2.V Z where 0 k 1 1 k 2 = ÄÄÄÄÄ + R F Power is supplied by V CC. To make V UR the source that supplies power to R L simply eliminate V CC use V UR for it. Limitations : I LMAX < Hb +1L I OAMAX and V LMAX < V URMIN - V BE1 - V O.A.DROP For V CC = V URMAX Q 1 has to be able to handle P DMAX > I LMAX HV URMAX - V LMIN L Univ. of Southern Maine 26 Prof. M.G. Guvench

27 ü OPAMP DC-VOLTAGE REGULATOR WITH ADJUSTABLE OUTPUT AND CURRENT LIMIT Current limit is turned on when I RCL.R CL > V BE ON Q2 ª 0.7 V I RCL = I L + I ÑÖÖÖÖÖÖÖÖÖÖÖÖÖÖÖÖ FEEDBACK ÖÖÖÖÖÖÖÜ î I LMAX.R CL > 0.7 V small Comment : Design of zener diode regulator is much simpler since its load is a constant (does not vary) and is also a high resistance load (does not need high current to operate). à PRECISION RECTIFIERS Input : v IN HtL Output : v OUT HtL = 9 Kv IN HtL for v IN > 0 0 for v IN < 0 Variations : HAL Responds to : Hthe case abovel v IN > 0 and either inverts HA1L or does not invert HA2L HBL Responds to : v IN < 0 and either inverts HB1L or does not invert HB2L Univ. of Southern Maine 27 Prof. M.G. Guvench

28 Circuit (A1) Analysis of Precision Rectifier Circuit (A1) : Precision Rectifier When v IN > 0 v OUT = Hv - L - i IN.R 2, i IN = v IN - Hv - L ÄÄÄ and Hv - L ô0 v OUT =- R 2.v IN When v IN < 0 v OUT = Hv - L - i R2.R 2 = 0 for Hv - L ô0 and i R2 = 0 v OUT = 9 - R 2 ÄÄÄÄÄÄ v R IN 1 if v IN > 0 0 if v IN < 0 Therefore, "Precision Half-Wave Rectifier Circuit (A1)" given above responds to positive v in. It creates an output waveform which is the rectified positive half of v in, amplified and inverted. (B1) Analysis of Precision Rectifier Circuit (B1) Precision Rectifier Circuit Univ. of Southern Maine 28 Prof. M.G. Guvench

29 Reversing the diodes makes the circuit HA1L respond to the signal with opposite polarities. From above, v OUT = 9 - R 2 ÄÄÄÄÄÄ v R IN 1 if v IN < 0 0 if v IN > 0 Therefore, "Precision Half-Wave Rectifier Circuit (B1)" given above responds to negative v in. It creates an output waveform which is the rectified negative half of v in, amplified and inverted. Comment: The other versions of the precision rectifier can be implemented by employing inverting, and summing amplifers in combination with the circuits A1 and B1 discussed above. Homework: Design a "Precision Full-Wave Rectifier" which will output the signal full-wave rectified, all positive, and amplified 10 times. Univ. of Southern Maine 29 Prof. M.G. Guvench

FEEDBACK, STABILITY and OSCILLATORS

FEEDBACK, STABILITY and OSCILLATORS FEEDBACK, STABILITY and OSCILLATORS à FEEDBACK, STABILITY and OSCILLATORS - STABILITY OF FEEDBACK SYSTEMS - Example : ANALYSIS and DESIGN OF PHASE-SHIFT-OSCILLATORS - Example 2: ANALYSIS and DESIGN OF

More information

EE 321 Analog Electronics, Fall 2013 Homework #3 solution

EE 321 Analog Electronics, Fall 2013 Homework #3 solution EE 32 Analog Electronics, Fall 203 Homework #3 solution 2.47. (a) Use superposition to show that the output of the circuit in Fig. P2.47 is given by + [ Rf v N + R f v N2 +... + R ] f v Nn R N R N2 R [

More information

Electronic Circuits Summary

Electronic Circuits Summary Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

More information

à 10. DC (DIRECT-COUPLED) AMPLIFIERS

à 10. DC (DIRECT-COUPLED) AMPLIFIERS 0.DC-Amps-X.nb à 0. DC (DIRECT-COUPLED) AMPLIFIERS ü AC COUPLED SMALL SIGNAL AMPLIFIERS ADVANTAGES:. Signal, load and the amplifier bias are separate. One can work on the bias calculations stage by stage

More information

Homework Assignment 08

Homework Assignment 08 Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

More information

7. DESIGN OF AC-COUPLED BJT AMPLIFIERS FOR MAXIMUM UNDISTORTED VOLTAGE SWING

7. DESIGN OF AC-COUPLED BJT AMPLIFIERS FOR MAXIMUM UNDISTORTED VOLTAGE SWING à 7. DESIGN OF AC-COUPLED BJT AMPLIFIERS FOR MAXIMUM UNDISTORTED VOLTAGE SWING Figure. AC coupled common emitter amplifier circuit ü The DC Load Line V CC = I CQ + V CEQ + R E I EQ I EQ = I CQ + I BQ I

More information

OPAMPs I: The Ideal Case

OPAMPs I: The Ideal Case I: The Ideal Case The basic composition of an operational amplifier (OPAMP) includes a high gain differential amplifier, followed by a second high gain amplifier, followed by a unity gain, low impedance,

More information

à FIELD EFFECT TRANSISTORS

à FIELD EFFECT TRANSISTORS Prof.M.G.Guvench à FIELD EFFECT TRANSISTORS ü FET: CONTENTS Principles of Operation Models: DC, S.S.A.C. and SPICE Applications: AC coupled S.S. Amplifiers ü FET: NAMES JFET Junction Field Effect Transistor

More information

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013. Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at

More information

ECEN 325 Electronics

ECEN 325 Electronics ECEN 325 Electronics Operational Amplifiers Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Opamp Terminals positive supply inverting input terminal non

More information

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory Electronic Circuits Prof. Dr. Qiuting Huang 6. Transimpedance Amplifiers, Voltage Regulators, Logarithmic Amplifiers, Anti-Logarithmic Amplifiers Transimpedance Amplifiers Sensing an input current ii in

More information

D is the voltage difference = (V + - V - ).

D is the voltage difference = (V + - V - ). 1 Operational amplifier is one of the most common electronic building blocks used by engineers. It has two input terminals: V + and V -, and one output terminal Y. It provides a gain A, which is usually

More information

EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits

EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits EE 330 Lecture 22 Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits Exam 2 Friday March 9 Exam 3 Friday April 13 Review Session for Exam 2: 6:00

More information

Bipolar Junction Transistor (BJT) - Introduction

Bipolar Junction Transistor (BJT) - Introduction Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification

More information

ESE319 Introduction to Microelectronics. Output Stages

ESE319 Introduction to Microelectronics. Output Stages Output Stages Power amplifier classification Class A amplifier circuits Class A Power conversion efficiency Class B amplifier circuits Class B Power conversion efficiency Class AB amplifier circuits Class

More information

Operational amplifiers (Op amps)

Operational amplifiers (Op amps) Operational amplifiers (Op amps) v R o R i v i Av i v View it as an ideal amp. Take the properties to the extreme: R i, R o 0, A.?!?!?!?! v v i Av i v A Consequences: No voltage dividers at input or output.

More information

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5. Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232-242 Two-stage op-amp Analysis Strategy Recognize

More information

Lecture 4: Feedback and Op-Amps

Lecture 4: Feedback and Op-Amps Lecture 4: Feedback and Op-Amps Last time, we discussed using transistors in small-signal amplifiers If we want a large signal, we d need to chain several of these small amplifiers together There s a problem,

More information

EE100Su08 Lecture #9 (July 16 th 2008)

EE100Su08 Lecture #9 (July 16 th 2008) EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart

More information

Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 13 Small-Signal Modeling and Linear Amplification Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors

More information

Frequency Dependent Aspects of Op-amps

Frequency Dependent Aspects of Op-amps Frequency Dependent Aspects of Op-amps Frequency dependent feedback circuits The arguments that lead to expressions describing the circuit gain of inverting and non-inverting amplifier circuits with resistive

More information

Quick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1

Quick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1 Quick Review If R C1 = R C2 and Q1 = Q2, what is the value of V O-dm? Let Q1 = Q2 and R C1 R C2 s.t. R C1 > R C2, express R C1 & R C2 in terms R C and ΔR C. If V O-dm is the differential output offset

More information

Circle the one best answer for each question. Five points per question.

Circle the one best answer for each question. Five points per question. ID # NAME EE-255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions

More information

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

More information

OPERATIONAL AMPLIFIER APPLICATIONS

OPERATIONAL AMPLIFIER APPLICATIONS OPERATIONAL AMPLIFIER APPLICATIONS 2.1 The Ideal Op Amp (Chapter 2.1) Amplifier Applications 2.2 The Inverting Configuration (Chapter 2.2) 2.3 The Non-inverting Configuration (Chapter 2.3) 2.4 Difference

More information

DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59

DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59 Contents Three States of Operation BJT DC Analysis Fixed-Bias Circuit Emitter-Stabilized Bias Circuit Voltage Divider Bias Circuit DC Bias with Voltage Feedback Various Dierent Bias Circuits pnp Transistors

More information

ESE319 Introduction to Microelectronics. Feedback Basics

ESE319 Introduction to Microelectronics. Feedback Basics Feedback Basics Feedback concept Feedback in emitter follower Stability One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability

More information

Operational Amplifiers

Operational Amplifiers Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and

More information

ESE319 Introduction to Microelectronics. Feedback Basics

ESE319 Introduction to Microelectronics. Feedback Basics Feedback Basics Stability Feedback concept Feedback in emitter follower One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability

More information

55:041 Electronic Circuits The University of Iowa Fall Final Exam

55:041 Electronic Circuits The University of Iowa Fall Final Exam Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered

More information

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130 ALETON UNIVESITY FINAL EXAMINATION December 005 DUATION 3 HOUS No. of Students 130 Department Name & ourse Number: Electronics ELE 3509 ourse Instructor(s): Prof. John W. M. ogers and alvin Plett AUTHOIZED

More information

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First

More information

Homework Assignment 09

Homework Assignment 09 Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =

More information

PHYS225 Lecture 9. Electronic Circuits

PHYS225 Lecture 9. Electronic Circuits PHYS225 Lecture 9 Electronic Circuits Last lecture Field Effect Transistors Voltage controlled resistor Various FET circuits Switch Source follower Current source Similar to BJT Draws no input current

More information

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012 /3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F

More information

ECEN 326 Electronic Circuits

ECEN 326 Electronic Circuits ECEN 326 Electronic Circuits Stability Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Ideal Configuration V i Σ V ε a(s) V o V fb f a(s) = V o V ε (s)

More information

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits ECE2262 Electric Circuits Chapter 4: Operational Amplifier (OP-AMP) Circuits 1 4.1 Operational Amplifiers 2 4. Voltages and currents in electrical circuits may represent signals and circuits can perform

More information

S.E. Sem. III [ETRX] Electronic Circuits and Design I

S.E. Sem. III [ETRX] Electronic Circuits and Design I S.E. Sem. [ETRX] Electronic ircuits and Design Time : 3 Hrs.] Prelim Paper Solution [Marks : 80 Q.1(a) What happens when diode is operated at high frequency? [5] Ans.: Diode High Frequency Model : This

More information

Operational amplifiers (Op amps)

Operational amplifiers (Op amps) Operational amplifiers (Op amps) Recall the basic two-port model for an amplifier. It has three components: input resistance, Ri, output resistance, Ro, and the voltage gain, A. v R o R i v d Av d v Also

More information

ECEE 352 Analog Electronics. DC Power Supply Winter 2016

ECEE 352 Analog Electronics. DC Power Supply Winter 2016 ECEE 352 Analog Electronics DC Power Supply Winter 2016 This Document Produced By: Leo Filippini lf458@drexel.edu Instructor: Prof. Basavaiah basu@coe.drexel.edu TA: Zhihuan Wang zw78@drexel.edu The goal

More information

0 t < 0 1 t 1. u(t) =

0 t < 0 1 t 1. u(t) = A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 13 p. 22/33 Step Response A unit step function is described by u(t) = ( 0 t < 0 1 t 1 While the waveform has an artificial jump (difficult

More information

ECE 546 Lecture 11 MOS Amplifiers

ECE 546 Lecture 11 MOS Amplifiers ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase

More information

Half-circuit incremental analysis techniques

Half-circuit incremental analysis techniques 6.012 Electronic Devices and Circuits Lecture 19 Differential Amplifier Stages Outline Announcements Handouts Lecture Outline and Summary Design Problem out tomorrow in recitation Review Singletransistor

More information

Biasing BJTs CHAPTER OBJECTIVES 4.1 INTRODUCTION

Biasing BJTs CHAPTER OBJECTIVES 4.1 INTRODUCTION 4 DC Biasing BJTs CHAPTER OBJECTIVES Be able to determine the dc levels for the variety of important BJT configurations. Understand how to measure the important voltage levels of a BJT transistor configuration

More information

EE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design

EE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design EE 435 Lecture 3 Spring 2016 Design Space Exploration --with applications to single-stage amplifier design 1 Review from last lecture: Single-ended Op Amp Inverting Amplifier V IN R 1 V 1 R 2 A V V OUT

More information

EE40 Midterm Review Prof. Nathan Cheung

EE40 Midterm Review Prof. Nathan Cheung EE40 Midterm Review Prof. Nathan Cheung 10/29/2009 Slide 1 I feel I know the topics but I cannot solve the problems Now what? Slide 2 R L C Properties Slide 3 Ideal Voltage Source *Current depends d on

More information

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater

More information

Advanced Current Mirrors and Opamps

Advanced Current Mirrors and Opamps Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------

More information

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom ID # NAME EE-255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.

More information

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps EE 435 ecture 2: Basic Op mp Design - Single Stage ow Gain Op mps 1 Review from last lecture: How does an amplifier differ from an operational amplifier?? Op mp mplifier mplifier used in open-loop applications

More information

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers 6.012 Electronic Devices and Circuits Lecture 18 Single Transistor Amplifier Stages Outline Announcements Handouts Lecture Outline and Summary Notes on Single Transistor Amplifiers Exam 2 Wednesday night,

More information

Whereas the diode was a 1-junction device, the transistor contains two junctions. This leads to two possibilities:

Whereas the diode was a 1-junction device, the transistor contains two junctions. This leads to two possibilities: Part Recall: two types of charge carriers in semiconductors: electrons & holes two types of doped semiconductors: n-type (favor e-), p-type (favor holes) for conduction Whereas the diode was a -junction

More information

55:041 Electronic Circuits The University of Iowa Fall Exam 2

55:041 Electronic Circuits The University of Iowa Fall Exam 2 Exam 2 Name: Score /60 Question 1 One point unless indicated otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.35 μs. Estimate the 3 db bandwidth of the amplifier.

More information

Systematic Design of Operational Amplifiers

Systematic Design of Operational Amplifiers Systematic Design of Operational Amplifiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 061 Table of contents Design of Single-stage OTA Design of

More information

At point G V = = = = = = RB B B. IN RB f

At point G V = = = = = = RB B B. IN RB f Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F

More information

Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation

Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation 1 A. Closed Loop Transient Response Waveforms 1. Standard Quadratic T(s) Step Response a. Q > 1/2 Oscillatory decay to a

More information

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A =

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A = The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A = 10 10 4. Section Break Difficulty: Easy Learning Objective: Understand how real operational

More information

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage

More information

Stability and Frequency Compensation

Stability and Frequency Compensation 類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,

More information

RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS.

RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS. 8 Electrical Engineering RIB-R T7 Session 08-9 S.No. : 9078_LS RIB Rank Improvement Batch ELECTRICL ENGINEERING nalog Electronics NSWERS. (d) 7. (a) 3. (c) 9. (a) 5. (d). (d) 8. (c) 4. (c) 0. (c) 6. (b)

More information

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web:     Ph: Serial : ND_EE_NW_Analog Electronics_05088 Delhi Noida Bhopal Hyderabad Jaipur Lucknow ndore Pune Bhubaneswar Kolkata Patna Web: E-mail: info@madeeasy.in Ph: 0-4546 CLASS TEST 08-9 ELECTCAL ENGNEENG Subject

More information

Design of Analog Integrated Circuits

Design of Analog Integrated Circuits Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4

More information

Industrial Technology: Electronic Technology Crosswalk to AZ Math Standards

Industrial Technology: Electronic Technology Crosswalk to AZ Math Standards Page 1 of 1 August 1998 1M-P1 Compare and contrast the real number system and its various subsystems with regard to their structural characteristics. PO 2 PO 3 2.0 Apply mathematics calculations. 2.1 Apply

More information

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14 Chapter Text # Inside back cover: Triode region equation should not be squared! i D = K n v GS "V TN " v & DS % ( v DS $ 2 ' Page 49, first exercise, second answer: -1.35 x 10 6 cm/s Page 58, last exercise,

More information

Sample-and-Holds David Johns and Ken Martin University of Toronto

Sample-and-Holds David Johns and Ken Martin University of Toronto Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters

More information

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution) Georgia Institute of Technology School of Electrical and Computer Engineering Midterm-1 Exam (Solution) ECE-6414 Spring 2012 Friday, Feb. 17, 2012 Duration: 50min First name Solutions Last name Solutions

More information

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH) EE05 Fall 205 Microelectronic Devices and Circuits Frequency Response Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Amplifier Frequency Response: Lower and Upper Cutoff Frequency Midband

More information

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop

More information

ECE315 / ECE515 Lecture 11 Date:

ECE315 / ECE515 Lecture 11 Date: ecture 11 Date: 15.09.016 MOS Differential Pair Quantitative Analysis differential input Small Signal Analysis MOS Differential Pair ECE315 / ECE515 M 1 and M are perfectly matched (at least in theory!)

More information

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may

More information

Switched Capacitor: Sampled Data Systems

Switched Capacitor: Sampled Data Systems Switched Capacitor: Sampled Data Systems Basic switched capacitor theory How has Anadigm utilised this. Theory-Basic SC and Anadigm-1 Resistor & Charge Relationship I + V - I Resistance is defined in terms

More information

Chapter 10 Instructor Notes

Chapter 10 Instructor Notes G. izzoni, Principles and Applications of lectrical ngineering Problem solutions, hapter 10 hapter 10 nstructor Notes hapter 10 introduces bipolar junction transistors. The material on transistors has

More information

FEATURES FUNCTIONAL BLOCK DIAGRAM

FEATURES FUNCTIONAL BLOCK DIAGRAM TECHNICAL DATA DC-TO-DC CONVETE CONTOL CICUIT IL0A The IL0A is a monolithic control circuit containing the primary functions required for DC-to-DC converters. These devices consist of an internal temperature

More information

Master Degree in Electronic Engineering. Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y Switched Capacitor

Master Degree in Electronic Engineering. Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y Switched Capacitor Master Degree in Electronic Engineering TOP-UIC Torino-Chicago Double Degree Project Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y. 2013-2014 Switched Capacitor Working Principles

More information

Chapter 11 AC and DC Equivalent Circuit Modeling of the Discontinuous Conduction Mode

Chapter 11 AC and DC Equivalent Circuit Modeling of the Discontinuous Conduction Mode Chapter 11 AC and DC Equivalent Circuit Modeling of the Discontinuous Conduction Mode Introduction 11.1. DCM Averaged Switch Model 11.2. Small-Signal AC Modeling of the DCM Switch Network 11.3. High-Frequency

More information

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Radivoje Đurić, 2015, Analogna Integrisana Kola 1 OVA & OTA 1 OVA VA-Operational Voltage Amplifier Ideally a voltage-controlled voltage source Typically contains an output stage that can drive arbitrary loads, including small resistances Predominantly

More information

ECE3050 Assignment 7

ECE3050 Assignment 7 ECE3050 Assignment 7. Sketch and label the Bode magnitude and phase plots for the transfer functions given. Use loglog scales for the magnitude plots and linear-log scales for the phase plots. On the magnitude

More information

Homework 6 Solutions and Rubric

Homework 6 Solutions and Rubric Homework 6 Solutions and Rubric EE 140/40A 1. K-W Tube Amplifier b) Load Resistor e) Common-cathode a) Input Diff Pair f) Cathode-Follower h) Positive Feedback c) Tail Resistor g) Cc d) Av,cm = 1/ Figure

More information

E40M Review - Part 1

E40M Review - Part 1 E40M Review Part 1 Topics in Part 1 (Today): KCL, KVL, Power Devices: V and I sources, R Nodal Analysis. Superposition Devices: Diodes, C, L Time Domain Diode, C, L Circuits Topics in Part 2 (Wed): MOSFETs,

More information

CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS

CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS CHAPTER 4 SIGNA GENERATORS AND WAEFORM SHAPING CIRCUITS Chapter Outline 4. Basic Principles of Sinusoidal Oscillators 4. Op Amp RC Oscillators 4.3 C and Crystal Oscillators 4.4 Bistable Multivibrators

More information

Time Varying Circuit Analysis

Time Varying Circuit Analysis MAS.836 Sensor Systems for Interactive Environments th Distributed: Tuesday February 16, 2010 Due: Tuesday February 23, 2010 Problem Set # 2 Time Varying Circuit Analysis The purpose of this problem set

More information

Bipolar junction transistors

Bipolar junction transistors Bipolar junction transistors Find parameters of te BJT in CE configuration at BQ 40 µa and CBQ V. nput caracteristic B / µa 40 0 00 80 60 40 0 0 0, 0,5 0,3 0,35 0,4 BE / V Output caracteristics C / ma

More information

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps EE 435 ecture 2: Basic Op Amp Design - Single Stage ow Gain Op Amps 1 Review from last lecture: How does an amplifier differ from an operational amplifier?? Op Amp Amplifier Amplifier used in open-loop

More information

Today. 1/25/11 Physics 262 Lecture 2 Filters. Active Components and Filters. Homework. Lab 2 this week

Today. 1/25/11 Physics 262 Lecture 2 Filters. Active Components and Filters. Homework. Lab 2 this week /5/ Physics 6 Lecture Filters Today Basics: Analog versus Digital; Passive versus Active Basic concepts and types of filters Passband, Stopband, Cut-off, Slope, Knee, Decibels, and Bode plots Active Components

More information

Print Name : ID : ECE Test #1 9/22/2016

Print Name :  ID : ECE Test #1 9/22/2016 Print Name : Email ID : ECE 2660 Test #1 9/22/2016 All answers must be recorded on the answer page (page 2). You must do all questions on the exam. For Part 4 you must show all your work and write your

More information

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +

More information

or Op Amps for short

or Op Amps for short or Op Amps for short Objective of Lecture Describe how an ideal operational amplifier (op amp) behaves. Define voltage gain, current gain, transresistance gain, and transconductance gain. Explain the operation

More information

Lecture 46 Bode Plots of Transfer Functions:II A. Low Q Approximation for Two Poles w o

Lecture 46 Bode Plots of Transfer Functions:II A. Low Q Approximation for Two Poles w o Lecture 46 Bode Plots of Transfer Functions:II A. Low Q Approximation for Two Poles w o ----------- ----------- w L =Q - w o πf o w h =Qw o w L ~ RC w h w L f(l) w h f(c) B. Construction from T(s) Asymptotes

More information

ENGN3227 Analogue Electronics. Problem Sets V1.0. Dr. Salman Durrani

ENGN3227 Analogue Electronics. Problem Sets V1.0. Dr. Salman Durrani ENGN3227 Analogue Electronics Problem Sets V1.0 Dr. Salman Durrani November 2006 Copyright c 2006 by Salman Durrani. Problem Set List 1. Op-amp Circuits 2. Differential Amplifiers 3. Comparator Circuits

More information

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam

More information

Vidyalankar S.E. Sem. III [INFT] Analog and Digital Circuits Prelim Question Paper Solution

Vidyalankar S.E. Sem. III [INFT] Analog and Digital Circuits Prelim Question Paper Solution . (a). (b) S.E. Sem. III [INFT] Analog and Digital Circuits Prelim Question Paper Solution Practical Features of OpAmp (A 74) i) Large voltage gain (of the order of 2 0 5 ) ii) Very high input resistance

More information

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH )

LECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH ) Lecture 30 Compensation of Op AmpsII (/26/04) Page 30 LECTURE 30 COMPENSATION OF OP AMPSII (READING: GHLM 638652, AH 260269) INTRODUCTION The objective of this presentation is to continue the ideas of

More information

Chapter 5. BJT AC Analysis

Chapter 5. BJT AC Analysis Chapter 5. Outline: The r e transistor model CB, CE & CC AC analysis through r e model common-emitter fixed-bias voltage-divider bias emitter-bias & emitter-follower common-base configuration Transistor

More information

Chapter 2. - DC Biasing - BJTs

Chapter 2. - DC Biasing - BJTs Chapter 2. - DC Biasing - BJTs Objectives To Understand : Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented

More information

JFET CAPACITANCE CALCULATIONS

JFET CAPACITANCE CALCULATIONS JFET CAPACITANCE CALCULATIONS JFET CAPACITANCE CALCULATIONS In order to simplify the design procedure for the frequency response of the JFET amplifier we will consider effect of each capacitance separately.

More information

Lecture 050 Followers (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen

Lecture 050 Followers (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen Lecture 5 Followers (1/11/4) Page 51 LECTURE 5 FOLLOWERS (READING: GHLM 344362, AH 221226) Objective The objective of this presentation is: Show how to design stages that 1.) Provide sufficient output

More information

Guest Lectures for Dr. MacFarlane s EE3350

Guest Lectures for Dr. MacFarlane s EE3350 Guest Lectures for Dr. MacFarlane s EE3350 Michael Plante Sat., -08-008 Write name in corner.. Problem Statement Amplifier Z S Z O V S Z I Z L Transducer, Antenna, etc. Coarse Tuning (optional) Amplifier

More information

Homework 3 Solution. Due Friday (5pm), Feb. 14, 2013

Homework 3 Solution. Due Friday (5pm), Feb. 14, 2013 University of California, Berkeley Spring 2013 EE 42/100 Prof. K. Pister Homework 3 Solution Due Friday (5pm), Feb. 14, 2013 Please turn the homework in to the drop box located next to 125 Cory Hall (labeled

More information

ECE-305: Fall 2017 MOS Capacitors and Transistors

ECE-305: Fall 2017 MOS Capacitors and Transistors ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue

More information

Estimation of Circuit Component Values in Buck Converter using Efficiency Curve

Estimation of Circuit Component Values in Buck Converter using Efficiency Curve ISPACS2017 Paper 2017 ID 21 Nov. 9 NQ-L5 Paper ID 21, Estimation of Circuit Component Values in Buck Converter using Efficiency Curve S. Sakurai, N. Tsukiji, Y. Kobori, H. Kobayashi Gunma University 1/36

More information