Summary Last Lecture
|
|
- Blaze Simmons
- 5 years ago
- Views:
Transcription
1 EE247 Lecture 19 ADC Converters Sampling (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track & hold T/H circuits T/H combined with summing/difference function T/H circuit incorporating gain & offset cancellation T/H aperture uncertainty Effect of clock jitter on sampling EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 1 Summary Last Lecture ADC Converters Sampling (continued) Sampling switch considerations Switch induced distortion Sampling switch conductance dependence on input voltage Clock voltage boosters Sampling switch charge injection & clock feedthrough EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 2
2 Sampling Switch Charge Injection & Clock Feedthrough Summary Extra charge injected onto sampling switch device turn-off Channel charge injection Clock feedthrough to C s via C ov Issues due to charge injection & clock feedthrough: DC offset induced on hold C s Input dependant error voltage distortion Solutions: Complementary switch Addition of dummy switches Bottom-plate sampling EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 3 Switch Charge Injection & Clock Feedthrough Complementary Switch φ 1 V H V G φ 1 φ 1B φ 1B V i φ 1 φ 1B V L t In slow clock case if area of n & p devices widths are equal (W n =W p ) effect of overlap capacitor for n & p devices to first order cancel (cancellation accuracy depends on matching of n & p width and overlap length L D ) Since in CMOS technologies μ n ~2.5μ p choice of W n =W p not optimal from linearity perspective (W p >W n preferable) EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 4
3 Switch Charge Injection Complementary Switch Fast Clock ( ) Q = W C L V V V ch n n ox n H i th n ch p p ox p i L ( Vth p ) Q = W C L V V 1 Qch n Q ΔVo 2 Cs C ch p s V H V i V L V G t ( ε ) V = V 1+ + V o i os 1 WnCoxLn+ WpCoxLp ε 2 Cs In fast clock case To 1 st order, offset due to overlap caps cancelled for equal device width Input voltage dependant error worse! φ 1 φ 1B EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 5 Switch Charge Injection Dummy Switch M1 V G V GB M2 V O C s V H V G V GB V i Q 1 Q 2 V i W M2 =1/2W M1 1 Q Q Q 2 M1 M1 1 ch + ov V L t M2 M2 2 ch + ov Q Q 2Q 1 For W W Q Q & Q 2Q 2 M 1 M2 M 2 = M1 2 = 1 ov = ov EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 6
4 Switch Charge Injection Dummy Switch M1 V G V GB M2 V O C s V H V G V GB V i Q 1 Q 2 V i W M2 =1/2W M1 V L t Dummy switch same L as main switch but half W Main device clock goes low, dummy device gate goes high dummy switch acquires same amount of channel charge main switch needs to lose Effective only if exactly half of the charge stored in M1 is transferred to M2 (depends on input/output node impedance) and requires good matching between clock fall/rise EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 7 Switch Charge Injection Dummy Switch V i R V G M1 V GB M2 W M2 =1/2W M1 VO C s C s To guarantee half of charge goes to each side create the same environment on both sides Add capacitor equal to sampling capacitor to the other side of the switch + add fixed resistor to emulate input resistance of following circuit Issues: Degrades sampling bandwidth EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 8
5 Dummy Switch Effectiveness Test Dummy switch W=1/2W main As Vin is increased Vc1-Vin is decreased channel charge decreased less charge injection Note large Ls good device area matching Ref: L. A. Bienstman et al, An Eight-Channel 8 13it Microprocessor Compatible NMOS D/A Converter with Programmable Scaling, IEEE JSSC, VOL. SC-15, NO. 6, DECEMBER 1980 EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 9 φ V i+ V O+ Switch Charge Injection Differential Sampling Cs V V = V V V = V o+ o od i+ i id V + V V + V Voc = = 2 2 Vo+ = Vi Vos1 V = V 1+ + V o+ o i+ i Vic ( ε ) ( ε ) ( ε + ε ) o i 2 os2 ( ε ε ) V = V + V + V + V V od id id 1 2 ic os1 os2 V i- Cs To 1 st order, offset terms cancel V O- Note gain error ε still about the same Has the advantage of better immunity to noise coupling and cancellation of even order harmonics EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 10
6 Avoiding Switch Charge Injection Bottom Plate Sampling φ 1b φ 1a M1 V H V i V O Cs V L φ 1b φ 1a M2 t Switches M2 opened slightly earlier compared to M1 Injected charge by the opening of M2 is constant since its DS voltage is zero & eliminated when used differentially Since C s bottom plate is already open when M1 is opened No charge injected on C s EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 11 Flip-Around Track & Hold φ 2 φ 1 S2A φ 1D φ 1D φ 2 v IN φ 1D C φ 2 S3 S1A S2 v OUT φ 1 S1 Concept based on bottomplate sampling v CM EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 12
7 Flip-Around T/H-Basic Operation φ 1 high φ 2 φ 1 S2A φ 1D φ 1D φ 2 v IN φ 1D S1A C φ 2 S2 S3 Charging C vout Q φ1 =V IN xc φ 1 S1 v CM Note: Opamp has to be stable in unity-gain configuration EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 13 Flip-Around T/H-Basic Operation φ 2 high φ 2 φ 1 S2A φ 1D φ 1D φ 2 φ 1D C φ 2 S3 Holding v IN S1A S2 v OUT φ 1 S1 Q φ2 =V OUT xc V OUT =V IN v CM EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 14
8 Flip-Around T/H - Timing φ 2 S2A φ 1D φ 1 φ 1D v IN φ 1D C φ 2 S3 φ 2 S1A φ 1 S1 S2 v CM vout S1 opens earlier than S1A No resistive path from C bottom plate to Gnd charge can not change "Bottom Plate Sampling" EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 15 Charge Injection At the instant of transitioning from track to hold mode, some of the charge stored in sampling switch S1 is dumped onto C With "Bottom Plate Sampling", only charge injection component due to opening of S1 and is to first-order independent of v IN Only a dc offset is added. This dc offset can be removed with a differential architecture EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 16
9 Flip-Around T/H Constant switch V GS to minimize distortion φ 2 φ 1 S2A φ 1D φ 1D φ 2 v IN φ 1D S1A C φ 2 S2 S3 v OUT φ 1 S1 v CM Note: Among all switches only S1A & S2A experience full input voltage swing EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 17 Flip-Around T/H S1 is chosen to be an n-channel MOSFET Since it always switches the same voltage, it s onresistance, R S1, is signal-independent (to first order) Choosing R S1 >> R S1A minimizes the non-linear component of R = R S1A + R S1 Typically, S1A is a wide (much lower resistance than S1) & constant V GS switch In practice size of S1A is limited by the (nonlinear) S/D capacitance that also adds distortion If S1A s resistance is negligible delay depends only on S1 resistance S1 resistance is independent of V IN error due to finite time-constant independent of V IN EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 18
10 Differential Flip-Around T/H Choice of Sampling Switch Size THD simulated w/o sampling switch boosted clock -45dB THD simulated with sampling switch boosted clock (see figure) Ref: K. Vleugels et al, A 2.5-V Sigma Delta Modulator for Broadband Communications Applications IEEE JSSC, VOL. 36, NO. 12, DECEMBER 2001, pp EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 19 Differential Flip-Around T/H S11 S12 Offset voltage associated with charge injection of S11 & S12 cancelled by differential nature of the circuit During input sampling phase amp outputs shorted together Ref: W. Yang, et al. A 3-V 340-mW 14-b 75-Msample/s CMOS ADC With 85-dB SFDR at Nyquist Input, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 12, DECEMBER EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 20
11 Differential Flip-Around T/H Gain=1 Feedback factor=1 φ 1 φ 1 φ2 EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 21 Differential Flip-Around T/H Issues: Input Common-Mode Range ΔV in-cm =V out_com -V sig_com Amplifier needs to have large input common-mode compliance EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 22
12 Input Common-Mode Cancellation Note: Shorting switch M3 added Ref: R. Yen, et al. A MOS Switched-Capacitor Instrumentation Amplifier, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. SC-17, NO. 6,, DECEMBER EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 23 Input Common-Mode Cancellation Track mode (φ high) V C1 =V I1, V C2 =V I2 V o1 =V o2 =0 Hold mode (φ low) V o1 +V o2 =0 V o1 -V o2 = -(V I1 -V I2 )(C 1 /(C 1 +C 3 )) Input common-mode level removed EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 24
13 T/H + Charge Redistribution Amplifier Track mode: (S1, S3 on S2 off) V C1 =V os V IN, V C2 =0 V o =V os EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 25 T/H + Charge Redistribution Amplifier Hold Mode 2 1 Hold/amplify mode (S1, S3 off S2 on) Offset NOT cancelled, but not amplified Input-referred offset =(C 2 /C 1 ) x V OS, & often C 2 <C 1 EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 26
14 T/H & Input Difference Amplifier Sample mode (S1, S3 on S2 off) V C1 =V os V I1, V C2 =0 V o =V os EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 27 Input Difference Amplifier Cont d Subtract/Amplify mode (S1, S3 off S2 on) During previous phase: V C1 =V os V I1, V C2 =0 V o =V os 1 Offset NOT cancelled, but not amplified Input-referred offset =(C 2 /C 1 )xv OS, & C 2 <C 1 EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 28
15 T/H & Summing Amplifier EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 29 T/H & Summing Amplifier Cont d Sample mode (S1, S3, S5 on S2, S4 off) V C1 =V os V I1, V C2 =V os -V I3, V C3 =0 V o =V os EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 30
16 T/H & Summing Amplifier Cont d Amplify mode (S1, S3, S5 off, S2, S4 on) 3 EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 31 Differential T/H Combined with Gain Stage Employs the previously discussed technique to eliminate the problem associated with high common-mode voltage excursion at the input of the opamp Ref: S. H. Lewis, et al., A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter IEEE JSSC, VOL. SC-22,NO. 6, DECEMBER 1987 EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 32
17 Differential T/H Combined with Gain Stage φ1 High Ref: S. H. Lewis, et al., A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter IEEE JSSC, VOL. SC-22,NO. 6, DECEMBER 1987 EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 33 Differential T/H Combined with Gain Stage Gain=4C/C=4 Input voltage common-mode level removed opamp can have low input common-mode compliance Amplifier offset NOT removed Ref: S. H. Lewis, et al., A Pipelined 5-Msample/s 9-bit Analog-to-Digital Converter IEEE JSSC, VOL. SC-22,NO. 6, DECEMBER 1987 EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 34
18 Differential T/H Including Offset Cancellation Operation during offset cancellation phase shown Auxilary inputs added with A main /A aux.=10 During offset cancellation phase: Aux. amp configured in unity-gain mode: Vout=V os main offset stored on C AZ & canceled Ref: H. Ohara, et al., "A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheral," IEEE Journal of Solid-State Circuits, vol. 22, pp , December EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 35 Differential T/H Including Offset Cancellation Operational Amplifier Operational amplifier dual input folded-cascode opamp M3,4 auxiliary input, M1,2 main input To achieve 1/10 gain ratio W M3, 4 =1/10x W M1,2 & current sources are scaled by 1/10 M5,6,7 common-mode control Output stage dual cascode high DC gain V out =g m1,2 r o V in1 + g m3,4 r o V in2 Ref: H. Ohara, et al., "A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheral," IEEE Journal of Solid-State Circuits, vol. 22, pp , December EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 36
19 Differential T/H Including Offset Cancellation Phase + - (V INAZ+ -V INAZ- )= -g m1,2 /g m3,4 V offset V offset During offset cancellation phase AZ and S1 closed main amplifier offset amplified by g m1 /g m2 & stored on C AZ Auxiliary amp chosen to have lower gain so that: Aux. amp charge injection associated with opening of switch AZ reduced by A aux /A main =1/10 Insignificant increase in power dissipation resulting from addition of aux. inputs Requires an extra auto-zero clock phase EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 37 V V CLK Track & Hold Aperture Time Error V CLK x V in +V TH V in M1 V O x V in C s x Time Transition from track to hold: Occurs when device turns fully off V CLK =V in +V TH Sharp fall-time wrt signal change no aperture error EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 38
20 V x V CLK x x Track & Hold Aperture Time Error V in +V TH V in Time Slow falling clock aperture error V in =A sin(2π f in t) ε= f in xax t fall /V CLK SDR= - 20logε -4[dB] (imperical see Ref.) Example: Nyquist rate 10-bit ADC & A=V CLK /4 SQNR=62dB for distortion due to aperture error < quant noise t fall < 2x10-3 /f in Worst case: f in = f s /2 t fall < 4x10-3 /f s e.g. f s =100MHz, t fall <40psec Ref: P. J. Lim and B. A. Wooley, "A high-speed sample-and-hold technique using a Miller hold capacitance," IEEE Journal of Solid-State Circuits, vol. 26, pp , April EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 39 Track & Hold Aperture Time Error Aperture error analysis applies to simple sampling network Bottom plate sampling minimizes aperture error Boosted clock reduces aperture error Clock edge fall/rise trade-off between switch charge injection versus aperture error Ref: P. J. Lim and B. A. Wooley, "A high-speed sample-and-hold technique using a Miller hold capacitance," IEEE Journal of Solid-State Circuits, vol. 26, pp , April EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 40
21 Effect of Clock Jitter So far assumption was that the clock signal controlling the sampling instants has no variability and have their edges spaced exactly T amount In practice the clock edges are not prefectly spaced and have some level of jitter Variability in T causes errors in data converter performance "Aperture Uncertainty" or "Aperture Jitter Question: for a given application how much clock jitter can be tolerated? EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 41 Clock Jitter Sampling jitter adds an error voltage proportional to the product of (t J -t 0 ) and the derivative of the input signal at the sampling instant x(t) x (t 0 ) actual sampling time t J Jitter doesn t matter when sampling dc signals (x (t 0 )=0) nominal (ideal) sampling time t 0 EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 42
22 Clock Jitter The error voltage is e = x (t 0 )(t J t 0 ) x(t) x (t 0 ) actual sampling time t J error nominal sampling time t 0 EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 43 Sinusoidal input Amplitude: Frequency: Jitter: max x x x Jitter Example A f x dt ( π x ) ( π ) x( t ) = Asin 2 f t x'(t) = 2π f Acos 2 f t x'(t ) 2π f A Requirement: e( t ) x' ( t ) d t e( t ) 2π f A d t x # of Bits Worst case A= AFS f fs x = 2 2 Δ AFS e( t ) << B dt << B 2 π f s f s 10 MHz 100 MHz 1000 MHz dt << 0.5 ps 0.8 ps 0.3 ps EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 44
23 Law of Jitter The worst case looks pretty stringent what about the average? Let s calculate the mean squared jitter error (variance) If we re sampling a sinusoidal signal x(t) = Asin(2πf x t), then x (t) = 2πf x Acos(2πf x t) E{[x (t)] 2 } = 2π 2 f x2 A 2 Assume the jitter has variance E{(t J -t 0 ) 2 } = τ 2 EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 45 Law of Jitter If x (t) and the jitter are independent E{[x (t)(t J -t 0 )] 2 }= E{[x (t)] 2 } E{(t J -t 0 ) 2 } Hence, the jitter error power is E{e 2 } = 2π 2 f x2 A 2 τ 2 If the jitter is uncorrelated from sample to sample, this jitter noise is white EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 46
24 Law of Jitter DR jitter 2 A / 2 = π f A τ x 1 = π f τ x = 20log 10 ( 2πf τ ) x Example: ENOB=12bit f in =35MHz τ<1ps rms! EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 47 More on Jitter The first requirement is to have a good enough clock generator Clock signal should be handled carefully on-chip to prevent additional excessive jitter Usually, clock jitter in the single-digit pico-second range can be prevented by appropriate design techniques: Separate supplies Separate analog and digital clocks Short inverter chains between clock source and destination Few, if any, other analog-to-digital conversion non-idealities have the same symptoms as sampling jitter: RMS noise proportional to input frequency RMS noise proportional to input amplitude In cases where clock jitter limits the dynamic range, it s easy to tell, but may be difficult to fix... EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 48
25 ADC Architecture & Design EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 49 ADC Architectures Slope type converters Successive approximation Flash Time-interleaved / parallel converter Folding Residue type ADCs Two-step Pipeline Oversampled ADCs EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 50
26 Various ADC Architectures Resolution/Conversion Rate Resolution Oversampled & Serial Algorithmic e.g. Succ. Approx. Subranging e.g. Pipelined Folding & Interpolative Parallel & Time Interleaved Conversion Rate EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 51 Serial ADC Single Slope V Ramp Ramp Generator V Ramp V IN "0" stop start B 1..B N.. Counter Clock Time Counter starts V Ramp =0 Counter stops counting for V IN =V Ramp Counter output proportional to V IN EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 52
27 Single Slope ADC Advantages: Low complexity & simple INL depends on ramp linearity & not component matching Inherently monotonic Disadvantages: Slow (2 N clock pulses for N-bit conversion) Hard to generate precise ramp Need to calibrate ramp slope versus V IN Better: Dual Slope, Multi-Slope EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 53 Serial ADC Dual Slope V IN V "0" Integrator o B 1..B N.. Counter -V REF Clock Flip Flop First: V IN is integrated for a fixed time (2 N xt CLK ) V o = 2 N xt CLK V IN /τ intg Next: V o is de-integrated with V REF until V o =0 Counter output = 2 N V IN /V REF EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 54
28 Dual Slope ADC Slope α V IN Slope = Const. Integrate V in for fixed time (T INT ), de-integrate with V REF applied T De-Int ~ 2 Nx T CLK xv in /V REF Most laboratory DVMs use this type of ADC EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 55 Dual Slope ADC Advantage: Accuracy to 1st order independent of integrator time-constant and clock period Comparator offset referred to input is attenuated by integrator high DC gain Insensitive to most linear error sources DNL is a function of clock jitter Power supply (60Hz) xtalk effect on reading can be canceled by: choosing conversion time multiple of 1/60Hz High accuracy achievable (16+bit) Disadvantage: Slow (maximum 2x2 N xt clk per conversion) Integrator opamp offset results in ADC offset (can cancel) Finite opamp gain gives rise to INL EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 56
29 Successive Approximation ADC SAR Algorithmic type ADC Based on binary search over DAC output Reset DAC Set DAC[MSB]=1 V IN T/H 1 MSB Y V IN >V DAC? N 0 MSB V REF DAC Set DAC[MSB-1]=1 Control Logic Clock 1 [MSB-1] 1 [LSB] Y Y V IN >V DAC?. V IN >V DAC? N 0 [MSB-1] N 0 [LSB] DAC[Input]= ADC[Output] EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 57 Successive Approximation ADC Example: 6-bit ADC & V IN =5/8V REF V IN T/H V REF Control Logic Clock DAC /4 5/8 1/2 V DAC /V REF 1/2 3/4 5/8 11/16 21/32 41/64 V IN DAC Output Test MSB Test MSB-1 ADC Time / Clock Ticks High accuracy achievable (16+ Bits) Required N clock cycles for N-bit conversion (much faster than slope type) Moderate speed proportional to N (typically MHz range) EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 58
30 Example: SAR ADC Charge Redistribution Type S top Comparator 32C 16C 8C 4C 2C C C - Out b 4 (msb) b 3 b 3 b 2 b 1 b 0 V in Control Logic To switches V REF V in T/H inherent in DAC Operation starts by connecting all top plate to gnd and all bottom plates to Vin To test the MSB all top plate are opened bottom plate of 32C connected to V REF & rest of bottom plates connected to ground input to comparator= -V in +V REF /2 Comparator is strobed to determine the polarity of input signal if - MSB=1 if + MSB=0 The process continues until all bits are determined EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 59 Example: SAR ADC Charge Redistribution Type reset C P -Comparator 32C 16C 8C 4C 2C C C Out b 4 (msb) b 3 b 3 b 2 b 1 b 0 V in Control Logic To switches V REF V in To 1 st order parasitic (C p ) insensitive since top plate driven from initial 0 to final 0 by the global negative feedback Linearity is a function of accuracy of C ratios Possible to add a C ratio calibration cycle (see Ref.) Ref: H. Lee, D. A. Hodges, and P. R. Gray, "A self-calibrating 15 bit CMOS A/D converter," IEEE Journal of Solid-State Circuits, vol. 19, pp , December EECS 247 Lecture19: Nyquist Rate ADC: Track & Hold 2007 H.K. Page 60
EE247 Lecture 19. EECS 247 Lecture 19: Data Converters 2006 H.K. Page 1. Summary Last Lecture
EE247 Lecture 19 ADC Converters Sampling (continued) Clock boosters (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track
More informationEE247 Lecture 16. Serial Charge Redistribution DAC
EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic
More informationECEN 610 Mixed-Signal Interfaces
ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)
More informationDesign of Analog Integrated Circuits
Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4
More informationNyquist-Rate A/D Converters
IsLab Analog Integrated ircuit Design AD-51 Nyquist-ate A/D onverters כ Kyungpook National University IsLab Analog Integrated ircuit Design AD-1 Nyquist-ate MOS A/D onverters Nyquist-rate : oversampling
More informationSample-and-Holds David Johns and Ken Martin University of Toronto
Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters
More informationSuccessive Approximation ADCs
Department of Electrical and Computer Engineering Successive Approximation ADCs Vishal Saxena Vishal Saxena -1- Successive Approximation ADC Vishal Saxena -2- Data Converter Architectures Resolution [Bits]
More informationNyquist-Rate D/A Converters. D/A Converter Basics.
Nyquist-Rate D/A Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 20 D/A Converter Basics. B in D/A is a digital signal (or word), B in b i B in = 2 1
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationD/A Converters. D/A Examples
D/A architecture examples Unit element Binary weighted Static performance Component matching Architectures Unit element Binary weighted Segmented Dynamic element matching Dynamic performance Glitches Reconstruction
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor
More informationPARALLEL DIGITAL-ANALOG CONVERTERS
CMOS Analog IC Design Page 10.2-1 10.2 - PARALLEL DIGITAL-ANALOG CONVERTERS CLASSIFICATION OF DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-2 CURRENT SCALING DIGITAL-ANALOG CONVERTERS GENERAL
More informationLecture 10, ATIK. Data converters 3
Lecture, ATIK Data converters 3 What did we do last time? A quick glance at sigma-delta modulators Understanding how the noise is shaped to higher frequencies DACs A case study of the current-steering
More informationEE 521: Instrumentation and Measurements
Aly El-Osery Electrical Engineering Department, New Mexico Tech Socorro, New Mexico, USA September 23, 2009 1 / 18 1 Sampling 2 Quantization 3 Digital-to-Analog Converter 4 Analog-to-Digital Converter
More informationEE 435. Lecture 26. Data Converters. Data Converter Characterization
EE 435 Lecture 26 Data Converters Data Converter Characterization . Review from last lecture. Data Converter Architectures Large number of different circuits have been proposed for building data converters
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics D3 - A/D converters» Error taxonomy» ADC parameters» Structures and taxonomy» Mixed converters» Origin of errors 12/05/2011-1
More informationELEN 610 Data Converters
Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power
More informationPipelined multi step A/D converters
Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase
More informationA novel Capacitor Array based Digital to Analog Converter
Chapter 4 A novel Capacitor Array based Digital to Analog Converter We present a novel capacitor array digital to analog converter(dac architecture. This DAC architecture replaces the large MSB (Most Significant
More informationEE247 Lecture 18. Practical Sampling Issues
EE247 Lecure 18 ADC Converers Sampling (coninued) Sampling swich charge injecion & clock feedhrough Complemenary swich Use of dummy device Boom-plae swiching Track & hold T/H circuis T/H combined wih summing/difference
More informationLecture 340 Characterization of DACs and Current Scaling DACs (5/1/10) Page 340-1
Lecture 34 Characterization of DACs and Current Scaling DACs (5//) Page 34 LECTURE 34 CHARACTERZATON OF DACS AND CURRENT SCALNG DACS LECTURE ORGANZATON Outline ntroduction Static characterization of DACs
More informationEE 435. Lecture 36. Quantization Noise ENOB Absolute and Relative Accuracy DAC Design. The String DAC
EE 435 Lecture 36 Quantization Noise ENOB Absolute and elative Accuracy DAC Design The String DAC . eview from last lecture. Quantization Noise in ADC ecall: If the random variable f is uniformly distributed
More informationLecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters
Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties
More informationData Converter Fundamentals
Data Converter Fundamentals David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 33 Introduction Two main types of converters Nyquist-Rate Converters Generate output
More informationDigital Signal 2 N Most Significant Bit (MSB) Least. Bit (LSB)
1 Digital Signal Binary or two stages: 0 (Low voltage 0-3 V) 1 (High voltage 4-5 V) Binary digit is called bit. Group of bits is called word. 8-bit group is called byte. For N-bit base-2 number = 2 N levels
More informationTop-Down Design of a xdsl 14-bit 4MS/s Σ Modulator in Digital CMOS Technology
Top-Down Design of a xdsl -bit 4MS/s Σ Modulator in Digital CMOS Technology R. del Río, J.M. de la Rosa, F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vázquez Instituto de Microelectrónica de Sevilla CNM-CSIC
More informationLecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1
Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog
More informationResearch Article Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs
Hindawi Publishing Corporation LSI Design olume 1, Article ID 76548, 8 pages doi:1.1155/1/76548 Research Article Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs Yan Zhu, 1
More informationEE 505. Lecture 27. ADC Design Pipeline
EE 505 Lecture 7 AD Design Pipeline Review Sampling Noise V n5 R S5 dv REF V n4 R S4 V ns V ns β= + If the ON impedance of the switches is small and it is assumed that = =, it can be shown that Vˆ IN-RMS
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater
More informationDigital Integrated Circuits A Design Perspective
Digital Integrated Circuits Design Perspective Designing Combinational Logic Circuits Fuyuzhuo School of Microelectronics,SJTU Introduction Digital IC Dynamic Logic Introduction Digital IC 2 EE141 Dynamic
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationEE 505 Lecture 7. Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling
EE 505 Lecture 7 Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling . Review from last lecture. MatLab comparison: 512 Samples
More informationLow-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement
Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Markus Bingesser austriamicrosystems AG Rietstrasse 4, 864 Rapperswil, Switzerland
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More information9/18/2008 GMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI Design Chapter III CMOS Device, Inverter, Combinational circuit Logic and Layout Part 3 Combinational Logic Gates (textbook chapter 6) 9/18/2008 GMU, ECE 680 Physical VLSI Design
More informationErrata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg
Errata 2 nd Ed. (5/22/2) Page Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg Page Errata 82 Line 4 after figure 3.2-3, CISW CJSW 88 Line between Eqs. (3.3-2)
More informationLab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1
Lab 3 Revisited Zener diodes R C 6.091 IAP 2008 Lecture 4 1 Lab 3 Revisited +15 Voltage regulators 555 timers 270 1N758 0.1uf 5K pot V+ V- 2N2222 0.1uf V o. V CC V Vin s = 5 V Vc V c Vs 1 e t = RC Threshold
More informationExtremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors
Extremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors Zhiheng Wei 1a), Keita Yasutomi ) and Shoji Kawahito b) 1 Graduate School of Science and Technology,
More informationDigital Electronic Meters
Digital Electronic Meters EIE 240 Electrical and Electronic Measurement May 1, 2015 1 Digital Signal Binary or two stages: 0 (Low voltage 0-3 V) 1 (High voltage 4-5 V) Binary digit is called bit. Group
More informationEXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS
CMOS Analog IC Design Page 10.3-1 10.3 - EXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS TECHNIQUE: Divide the total resolution N into k smaller sub-dacs each with a resolution of N k. Result:
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 4 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationModeling All-MOS Log-Domain Σ A/D Converters
DCIS 04 Modeling All-MOS Log Σ ADCs Intro Circuits Modeling Example Conclusions 1/22 Modeling All-MOS Log-Domain Σ A/D Converters X.Redondo 1, J.Pallarès 2 and F.Serra-Graells 1 1 Institut de Microelectrònica
More informationLecture 400 Discrete-Time Comparators (4/8/02) Page 400-1
Lecture 400 DiscreteTime omparators (4/8/02) Page 4001 LETURE 400 DISRETETIME OMPARATORS (LATHES) (READING: AH 475483) Objective The objective of this presentation is: 1.) Illustrate discretetime comparators
More informationGeorgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)
Georgia Institute of Technology School of Electrical and Computer Engineering Midterm-1 Exam (Solution) ECE-6414 Spring 2012 Friday, Feb. 17, 2012 Duration: 50min First name Solutions Last name Solutions
More informationEE247 Analog-Digital Interface Integrated Circuits
EE247 Analog-Digital Interface Integrated Circuits Fall 200 Name: Zhaoyi Kang SID: 22074 ******************************************************************************* EE247 Analog-Digital Interface Integrated
More informationAdvanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response
Advanced Analog Integrated Circuits Operational Transconductance Amplifier I & Step Response Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser
More informationEECS 141 F01 Lecture 17
EECS 4 F0 Lecture 7 With major inputs/improvements From Mary-Jane Irwin (Penn State) Dynamic CMOS In static circuits at every point in time (except when switching) the output is connected to either GND
More informationSWITCHED CAPACITOR AMPLIFIERS
SWITCHED CAPACITOR AMPLIFIERS AO 0V 4. AO 0V 4.2 i Q AO 0V 4.3 Q AO 0V 4.4 Q i AO 0V 4.5 AO 0V 4.6 i Q AO 0V 4.7 Q AO 0V 4.8 i Q AO 0V 4.9 Simple amplifier First approach: A 0 = infinite. C : V C = V s
More informationSlide Set Data Converters. Digital Enhancement Techniques
0 Slide Set Data Converters Digital Enhancement Techniques Introduction Summary Error Measurement Trimming of Elements Foreground Calibration Background Calibration Dynamic Matching Decimation and Interpolation
More informationEE 435 Lecture 44. Switched-Capacitor Amplifiers Other Integrated Filters
EE 435 Lecture 44 Switched-Capacitor Amplifiers Other Integrated Filters Switched-Capacitor Amplifiers Noninverting Amplifier Inverting Amplifier C A V = C C A V = - C Accurate control of gain is possible
More informationTopics. Dynamic CMOS Sequential Design Memory and Control. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut
Topics Dynamic CMOS Sequential Design Memory and Control Dynamic CMOS In static circuits at every point in time (except when switching) the output is connected to either GND or V DD via a low resistance
More informationStability and Frequency Compensation
類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,
More informationDigital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo
Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Dynamic Logic Introduction Digital IC EE141 2 Dynamic logic outline Dynamic logic principle Dynamic logic
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationAnalog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion
Analog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion 6.082 Fall 2006 Analog Digital, Slide Plan: Mixed Signal Architecture volts bits
More informationOversampling Converters
Oversampling Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 56 Motivation Popular approach for medium-to-low speed A/D and D/A applications requiring
More informationSHM-14 Ultra-Fast, 14-Bit Linear Monolithic Sample-Hold Amplifiers
INNOVATION and EX C ELL E N C E Ultra-Fast, 1-Bit Linear Monolithic Sample-Hold Amplifiers FEATURES Fast acquisition time: 10ns to ±0.1% 0ns to ±0.0% ns to ±0.01% ±0.001% Nonlinearity 6µV rms output noise
More informationLecture 310 Open-Loop Comparators (3/28/10) Page 310-1
Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop
More informationSUMMER 18 EXAMINATION Subject Name: Principles of Digital Techniques Model Answer Subject Code:
Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate
More informationCOMP 103. Lecture 16. Dynamic Logic
COMP 03 Lecture 6 Dynamic Logic Reading: 6.3, 6.4 [ll lecture notes are adapted from Mary Jane Irwin, Penn State, which were adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] COMP03
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationHigher-Order Σ Modulators and the Σ Toolbox
ECE37 Advanced Analog Circuits Higher-Order Σ Modulators and the Σ Toolbox Richard Schreier richard.schreier@analog.com NLCOTD: Dynamic Flip-Flop Standard CMOS version D CK Q Q Can the circuit be simplified?
More informationEE 435. Lecture 26. Data Converters. Data Converter Characterization
EE 435 Lecture 26 Data Converters Data Converter Characterization . Review from last lecture. Data Converter Architectures n DAC R-2R (4-bits) R R R R V OUT 2R 2R 2R 2R R d 3 d 2 d 1 d 0 V REF By superposition:
More informationPURPOSE: See suggested breadboard configuration on following page!
ECE4902 Lab 1 C2011 PURPOSE: Determining Capacitance with Risetime Measurement Reverse Biased Diode Junction Capacitance MOSFET Gate Capacitance Simulation: SPICE Parameter Extraction, Transient Analysis
More informationEE 435. Lecture 28. Data Converters Linearity INL/DNL Spectral Performance
EE 435 Lecture 8 Data Converters Linearity INL/DNL Spectral Performance Performance Characterization of Data Converters Static characteristics Resolution Least Significant Bit (LSB) Offset and Gain Errors
More informationHigh-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments
Erik Jonsson School of Engineering & Computer Science High-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments Yun Chiu Erik Jonsson Distinguished Professor Texas Analog
More informationEE 435. Lecture 29. Data Converters. Linearity Measures Spectral Performance
EE 435 Lecture 9 Data Converters Linearity Measures Spectral Performance Linearity Measurements (testing) Consider ADC V IN (t) DUT X IOUT V REF Linearity testing often based upon code density testing
More informationAnnouncements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power
- Fall 2002 Lecture 7 MOS Capacitances Inverter Delay Power Announcements Wednesday 12-3pm lab cancelled Lab 4 this week Homework 2 due today at 5pm Homework 3 posted tonight Today s lecture MOS capacitances
More information14 Gb/s AC Coupled Receiver in 90 nm CMOS. Masum Hossain & Tony Chan Carusone University of Toronto
14 Gb/s AC Coupled Receiver in 90 nm CMOS Masum Hossain & Tony Chan Carusone University of Toronto masum@eecg.utoronto.ca OUTLINE Chip-to-Chip link overview AC interconnects Link modelling ISI & sensitivity
More informationMeasurement and Instrumentation. Sampling, Digital Devices, and Data Acquisition
2141-375 Measurement and Instrumentation Sampling, Digital Devices, and Data Acquisition Basic Data Acquisition System Analog Form Analog Form Digital Form Display Physical varialble Sensor Signal conditioning
More informationMAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each)
Subject Code: 17333 Model Answer Page 1/ 27 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model
More informationDigital Electronics Part II - Circuits
Digital Electronics Part - Circuits Dr.. J. Wassell Gates from Transistors ntroduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits The
More informationEE5780 Advanced VLSI CAD
EE5780 Advanced VLSI CAD Lecture 4 DC and Transient Responses, Circuit Delays Zhuo Feng 4.1 Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay
More informationDAC10* PRODUCT PAGE QUICK LINKS Last Content Update: 02/23/2017
* PRODUCT PAGE QUICK LINKS Last Content Update: 0/3/07 COMPARABLE PARTS View a parametric search of comparable parts. DOCUMENTATION Data Sheet : 0-Bit Current-Out DAC Data Sheet REFERENCE MATERIALS Solutions
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationMAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER 14 EXAMINATION Model Answer
MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC 27001 2005 Certified) SUMMER 14 EXAMINATION Model Answer Subject Code : 17320 Page No: 1/34 Important Instructions to examiners: 1)
More informationEE100Su08 Lecture #9 (July 16 th 2008)
EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart
More informationDigital Integrated Circuits A Design Perspective
Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures
More informationSwitched Capacitor: Sampled Data Systems
Switched Capacitor: Sampled Data Systems Basic switched capacitor theory How has Anadigm utilised this. Theory-Basic SC and Anadigm-1 Resistor & Charge Relationship I + V - I Resistance is defined in terms
More informationBackground Digital Calibration Techniques for Pipelined ADC s y
Background Digital Calibration Techniques for Pipelined ADC s y Un-Ku Moon Lucent Technologies Bell Laboratories 555 Union Blvd., Allentown, PA 1813 Bang-Sup Song Coordinated Science Laboratory University
More informationDC and Transient. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.
DC and Transient Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-604 yrpeng@uark.edu Pass Transistors We have assumed source is
More informationPipelined A/D Converters
EE247 Lecture 2 AC Converters Pipelined ACs EECS 247 Lecture 2: ata Converters 24 H.K. Page Pipelined A/ Converters Ideal operation Errors and correction Redundancy igital calibration Implementation Practical
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationDigital to Analog Converters I
Advanced Analog Building Blocks 2 Digital to Analog Converters I Albert Comerma (PI) (comerma@physi.uni-heidelberg.de) Course web WiSe 2017 DAC parameters DACs parameters DACs non ideal effects DACs performance
More informationCommon Drain Stage (Source Follower) Claudio Talarico, Gonzaga University
Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C
More informationLecture 6: DC & Transient Response
Lecture 6: DC & Transient Response Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline Pass Transistors DC Response Logic Levels and Noise Margins
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 6: Power Consumption
EE115C Winter 2017 Digital Electronic Circuits Lecture 6: Power Consumption Four Key Design Metrics for Digital ICs Cost of ICs Reliability Speed Power EE115C Winter 2017 2 Power and Energy Challenges
More informationE40M Capacitors. M. Horowitz, J. Plummer, R. Howe
E40M Capacitors 1 Reading Reader: Chapter 6 Capacitance A & L: 9.1.1, 9.2.1 2 Why Are Capacitors Useful/Important? How do we design circuits that respond to certain frequencies? What determines how fast
More informationEE 434 Lecture 33. Logic Design
EE 434 Lecture 33 Logic Design Review from last time: Ask the inverter how it will interpret logic levels V IN V OUT V H =? V L =? V LARGE V H V L V H Review from last time: The two-inverter loop X Y X
More informationEE 505 Lecture 10. Spectral Characterization. Part 2 of 2
EE 505 Lecture 10 Spectral Characterization Part 2 of 2 Review from last lecture Spectral Analysis If f(t) is periodic f(t) alternately f(t) = = A A ( kω t + ) 0 + Aksin θk k= 1 0 + a ksin t k= 1 k= 1
More informationSwitched Capacitor Circuits II. Dr. Paul Hasler Georgia Institute of Technology
Switched Capacitor Circuits II Dr. Paul Hasler Georgia Institute of Technology Basic Switch-Cap Integrator = [n-1] - ( / ) H(jω) = - ( / ) 1 1 - e -jωt ~ - ( / ) / jωt (z) - z -1 1 (z) = H(z) = - ( / )
More informationA Nonuniform Quantization Scheme for High Speed SAR ADC Architecture
A Nonuniform Quantization Scheme for High Speed SAR ADC Architecture Youngchun Kim Electrical and Computer Engineering The University of Texas Wenjuan Guo Intel Corporation Ahmed H Tewfik Electrical and
More informationChapter 2 Switched-Capacitor Circuits
Chapter 2 Switched-Capacitor Circuits Abstract his chapter introduces SC circuits. A brief description is given for the main building blocks of a SC filter (operational amplifiers, switches, capacitors,
More informationEECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology
EECS240 Spring 2013 Lecture 2: CMOS Technology and Passive Devices Lingkai Kong EECS Today s Lecture EE240 CMOS Technology Passive devices Motivation Resistors Capacitors (Inductors) Next time: MOS transistor
More informationΗΜΥ 307 ΨΗΦΙΑΚΑ ΟΛΟΚΛΗΡΩΜΕΝΑ ΚΥΚΛΩΜΑΤΑ Εαρινό Εξάμηνο 2018
ΗΜΥ 307 ΨΗΦΙΑΚΑ ΟΛΟΚΛΗΡΩΜΕΝΑ ΚΥΚΛΩΜΑΤΑ Εαρινό Εξάμηνο 2018 ΔΙΑΛΕΞΗ 11: Dynamic CMOS Circuits ΧΑΡΗΣ ΘΕΟΧΑΡΙΔΗΣ (ttheocharides@ucy.ac.cy) (ack: Prof. Mary Jane Irwin and Vijay Narayanan) [Προσαρμογή από
More informationLECTURE 28. Analyzing digital computation at a very low level! The Latch Pipelined Datapath Control Signals Concept of State
Today LECTURE 28 Analyzing digital computation at a very low level! The Latch Pipelined Datapath Control Signals Concept of State Time permitting, RC circuits (where we intentionally put in resistance
More information1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012
/3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F
More information