Master Degree in Electronic Engineering. Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y Switched Capacitor
|
|
- Shannon Watts
- 5 years ago
- Views:
Transcription
1 Master Degree in Electronic Engineering TOP-UIC Torino-Chicago Double Degree Project Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y Switched Capacitor Working Principles and Filters application Switched capacitor technique as filtering implementation and filter design (TI MF10) Paolo Vinella s
2 1. Switched Capacitor Basics SUMMARY OF GOALS: From traditional resistors to switched capacitor approach Device building up 2
3 Realizing a RESISTOR inside an IC Resistors essential building blocks in analog/digital circuits (voltage splitting, current limiting, ) Inside integrated circuits Diffused Integrated Resistor: uniformly doped silicon area with ohmic metallic contacts: t ρ = f ( μ n, N D ) W L 1 RESISTIVITY: ρ= q μ n N RESISTANCE: R = ρ L D t W Manufacturers consider the following parameters: LAYER RESISTANCE: R = ρ t RESISTANCE: R = R L W Nowadays, strict IC available surface & scaling constrains: this approach very space (surface) consuming! 3
4 Solution: SWITCHED CAPACITOR Inside CMOS-based IC, realizing a CAPACITOR and having a CLK source is like pizza for Italians C P1, C P2 up to 30%C 1! Traditional resistor replaced by SWITCHED CAPACITOR (SC) approach: capacitor driven alternatively by two switches between power supply sources: R I S1 S2 I S1 CLOSED S2 OPENED Q 1 = C V 1 V1 V2 V1 C V2 S1 OPENED S2 CLOSED Q 2 = C V 2 I = V 1 V 2 R CHARGE VARIATION: Q = Q 1 Q 2 = C (V 1 V 2 ) CURRENT: I = Q T = C (V 1 V 2 ) T = C V 1 V 2 f CLK 4
5 SWITCHED CAPACITOR: a resistor-like device! Comparing the two expressions of currents previously found we get: R EQ = 1 C f CLK 1 R EQ I 12 2 f CLK : clock signal (switching) speed C: nominal value of the capacitance GOLDEN RULE: A capacitor, connected alternatively between two low-impedance points (two voltage sources) driven by two switches, behaves like a resistor put between these two points VERSATILE: function of clock frequency SMALL: C=5pF ; f CLK =100kHz R EQ = 2MΩ A SAMPLED SYSTEM: suitable for signals with frequency f S << f CLK (typical: ratio of 5 or more) Φ1 SWITCHES DRIVEN BY TWO-PHASES NON OVERLAPPING CLOCK digital signal Φ2 t t 5
6 SWITCHES: which device? CMOS devices are populated by MOSFET: we can use them as switches (ohmic area). OFF near GΩ ; ON tenth of Ω BASIC SWITCH: single nmos or pmos Φ Φ Φ TRANSMISSION GATE: reduced and constant R ON (V DS - independent) Φ Device turned ON : ohmic region for both nmos and pmos G ON = K V AL V tn + V tp R ON K Kn = μ n C OX Wn Ln = K p = μ p C OX Wp Lp 6
7 2. Switched Capacitor in basic FILTERS SUMMARY OF GOALS: Low-Pass passive cell Low-Pass active cell: Integrator Stray-Capacitive Insensitive circuits 7
8 Basic application: 1 st Order LP passive cell Simply replace the resistor of the RC LP cell with a capacitor: only capacitances in the circuit! S1 S2 R= 1 C 1 f CLK Φ v i C1 C2 v o v i C2 v o TRANSFER FUNCTION: H s = src 2 = 1 1 CUT-OFF FREQUENCY: f C C = = s 2 2πRC 2 2π C 1 f CLK C 1 f C CLK 2 H(j2πf) db 0 H(j2πf) 90 20dB/dec 0 f C f 0.1f C C f 10f C f f C depends on RATIO among two capacitances f C tunable varying the frequency f CLK of the signal Φ 8
9 1 st Order LP active cell: Integrator The circuit behaves as analog integrator, offering a LP transfer function plus some gain CAREFUL at high f! C2 C2 v i R1 + v o v i Φ1 C1 Φ2 + v o TRANSFER FUNCTION: H s = Z c H s = Z RR 1 C2 C 1 f CLK H s = 1 C 1 s f C CLK 2 CUT-OFF FREQUENCY: f C = 1 2π C 1 C 2 f CLK H(j2πf) db H(j2πf) C 1 C 2 f CLK 20dB/dec 90 f C f f SAME BENEFITS AS BEFORE! 9
10 Integrator-like behavior: WHY?! CONSIDERING TRADITIONAL (R) CIRCUIT: v i CONSIDERING SWITCHED CAPACITOR EQUIVALENT CIRCUIT: reason in terms of charge transfer from input to output! Every clock cycle: 1. Φ1 active: C1 absorbs a charge Q=C 1 v i 2. Φ2 active: same charge moved away from C1 to C2 Assuming v i =V i =const, during Φ2 the output changes by C 1 V i / C 2 each clock cycle: Vo= Q C 2 = C 1 C 2 V i V i S 1 R1 C1 S 2 I I + C2 C2 V O v o On feedback branch: I(t)= dq t dt Q c t =C 2 v c (t) but this is the input current! v i (t) R 1 = C 2 dvo dt V O C 1 C 2 V i t I(t)=C 2 dvc dt v o t vo 0 v c = v o dvo = 0 t vi t R 1 C 2 dt vo t = vo 0 1 R 1 C 2 0 t v i t dt I(t)= C 2 dvo dt Approximate the staircase waveform with a ramp: the circuit behaves as an integrator! Final value of V o after every k clock cycle T CK : Vo(kT CK ) = Vo[(k 1)T CK ] V i [(k 1)T CK ] C 1 C 2 10
11 Limitation: parasitic capacitances! Both C1 and C2 realized within the same integrated circuit: they exhibit parasitic components towards ground at both pins! C P21 C P22 C2 Ideal behavior of the device clearly v i Φ1 C1 Φ2 + v o influenced by parasitic: charge dispersion! C P11 C P12 All critical? NO, only C P11! C P12 between GND and GND: no effect! C P21 between virtual GND of the OPAMP and GND: no effect! C P22 in parallel to (driven by) v O : no effect on C2 charge! C P11 in parallel with C1 => the real C1 is C1+C P11 : problematic! we can do better. Let s see how 11
12 4-switch cell: an help we need IDEA: to avoid influence of parasitic let s try to put C1 in series instead of parallel use 4-switch CELL C Φ1 Φ1 output MUST v I O i see a GND! Φ2 Φ2 Still seen as equivalent resistor: 1. Φ1 active: C charges with Q=C v i 2. Φ2 active: C discharged to GND. We take I o f CLK /sec times I O =Qf CLK Req = v i I 0 R EQ = 1 C f CLK SAME RESULT! INVERTING 4-SWITCH CELL: exchange position of Φ1 and Φ2 in output branch: now I O =-Qf CLK (current with opposite sign) 12
13 Stray Insensitive Active Integrator Plug the 4-switch CELL inside the active integrator: C2 C1 v i Φ1 Φ1 + v o Φ2 Φ2 We get rid of parasitic effects! C P21 C P22 C P11 C P12 C2 C1 v i Φ1 Φ1 + v o Φ2 Φ2 13
14 Non-Inverting Active Integrator Using the INVERTING 4-switch CELL we can realize a NON-INVERTING integrator: C2 C1 + v i Φ1 Φ2 v o Φ2 Φ1 It overcomes the inverting limitation of the standard integrator! 14
15 3. Switched Capacitor in COMPLEX FILTERS SUMMARY OF GOALS: II Order Filters recall Tow-Thomas (State Variable) filter with SC IC Texas Instrument TI MF-10 implementation 15
16 II order filters: recall (1) BAND-PASS LOW-PASS HIGH-PASS 16
17 II order filters: recall (2) NOTCH ALL-PASS 17
18 II order filters: recall (3) BANDPASS LOWPASS HIGH-PASS NOTCH ALL-PASS 18
19 State Variable Filter: recall Device Block Diagram: V i A 0 A 1 V 0 V 1 Σ -1 -A 2 V A 1 A 2 V A B 0 B 1 B 2 Circuital implementation: V LP V BP V HP 19
20 Commercial SC Active Filter: Texas Instrument MF10 2 filter blocks (A and B) general purpose (State-Variable filters) up to 4 th order filters Can realize any filter response type (Butterworth, Bessel, Cauer and Chebyshev) Each BLOCK: LP, BP, HP, N, A.P (called MODES OF OPERATION): Mode BP LP HP N AP No. of Resistors Adjustable f CK /f 0 1 * * * 3 No 1a H OBP1 = Q H OBP2 = +1 H OLP No f 0 dependent on CLK ; Q MAX depends on MODE (up to 150) Notes May need input buffer. Poor dynamics for high Q. 2 * * * 3 Yes (above f CK /50 or f CK /100) 3 * * * 4 Yes Universal State-Variable Filter. Best general-purpose mode 3a * * * * 7 Yes As above, but also includes resistor-tuneable notch 4 * * * 3 No Gives Allpass response with H OAP = 1 and H OLP = 2 5 * * * 4 Gives flatter allpass response than above if R 1 =R 2 = 0.02R 4 6a * * 3 Single pole 6b HOLP1 = +1 HOLP2 = -R3/R2 2 Single pole f 0 Q Range up to khz Operation up to khz ; CLK up to MHz Consider LP filter at output Supply ±7V or +14V. Can source 3 ma and sink 1.5 ma 20
21 Inside the TI MF10: periphery Digital and Analog positive power supplies (can be tied together) Notch/AllPass/HighPass output Used in AllPass (input to S1 then switch 1 points to LP out (that is, no filtering: simple short!) BP output LP output Input Vi Clock input to drive upper filter Defines f CLK /f 0 ratio Defines supply for MF10 INTEGRATORS (driven by CK) connects one of the inputs of each filter's second summer to either GND or LP output Digital and Analog negative power supplies (can be tied together) 21
22 Inside the TI MF10: State Variable Filters Standard State Variable Filter is replicated in two independent blocks A and B: BLOCK A BLOCK B Set up some PINs to get the standard Double Integrator (LP + BP + HP) corresponding to MODE 3: 22
23 Design example: Mode #3 (BP, LP, HP) Design extremely simple 1) Set some pins to «HI» or «LO» to select mode of operation 2) Choose external resistors to realizefilter with desired parameters Design equations for MODE#3: f 0 = f CLK 100 R2 R4 or f 0 = f CLK 50 R2 R4 ; Q= R2 R4 R3 R2 H 0 =HP gain HP f f CLK 2 = R2 R1 H 0 BP =BP gain f=f 0 = R3 R2 H 0 LP =LP gain f 0 = R4 R1 23
24 Design example: Fourth Order Chebyshev LP filter As simple as previous case 1) Set some pins to «HI» or «LO» to select mode of operation 2) Choose external resistors to realizefilter with desired parameters (look at tables for Chebyshev parameters) How final circuit looks like: CASCADING: connect LP A output to input INV B through input resistance R1B of block B Output taken from LP B pin Input fed to block A Same CLK for both filter blocks! 24
25 4. Final REMARKS SUMMARY OF GOALS: Traditional vs Switched Capacitor filters Final brainstorming 25
26 Traditional vs S.C. filters: which one? Tradeoff! SWITCHED CAPACITOR FILTER ACCURACY f0 clk deviation 0.2% TRADITIONAL ( CONTINUOUS TIME ) FILTER Must use very accurate resistors, capacitors, and sometimes inductors, or trim component COST inexpensive for complex design Basic: easy (RC one-pole filter fast to build) Growing complexity/accuracy: cost increases NOISE OFFSET VOLTAGE FREQUENCY RANGE TUNABILITY SC Filter use integrators: small capacitors but high τ large input resistor required higher thermal noise! clock feed through Quite high: up to 1V. Not good for precise DC applications Typically 0.1Hz to 100kHz Just change fclk (variations up to 5 6 dec) very little noise (just thermal noise of resistors) Offset of OPAMP and of filter stages can be optimized (less than 1mV) large and expensive reactive components if work at low frequencies to change f0 tunable components needed COMPONENT COUNT / PCB AREA ALIASING DESIGN EFFORT single monolithic filter, outside few resistors + CLK sampled-data devices: AA filter at input + LP filter at output a capacitor or inductor per pole, more devices for active filters Just requency limitations due to OPAMP Nowadays, software tools (like WEBENCH Active Filter Designer): less manual efforts 26
27 Thanks for your attention! 27
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationChapter 2 Switched-Capacitor Circuits
Chapter 2 Switched-Capacitor Circuits Abstract his chapter introduces SC circuits. A brief description is given for the main building blocks of a SC filter (operational amplifiers, switches, capacitors,
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationOPERATIONAL AMPLIFIER APPLICATIONS
OPERATIONAL AMPLIFIER APPLICATIONS 2.1 The Ideal Op Amp (Chapter 2.1) Amplifier Applications 2.2 The Inverting Configuration (Chapter 2.2) 2.3 The Non-inverting Configuration (Chapter 2.3) 2.4 Difference
More informationEE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS. Kenneth R. Laker, University of Pennsylvania
1 EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS 2 -> ESD PROTECTION CIRCUITS (INPUT PADS) -> ON-CHIP CLOCK GENERATION & DISTRIBUTION -> OUTPUT PADS -> ON-CHIP NOISE DUE TO PARASITIC INDUCTANCE -> SUPER BUFFER
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor
More informationDeliyannis, Theodore L. et al "Two Integrator Loop OTA-C Filters" Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,1999
Deliyannis, Theodore L. et al "Two Integrator Loop OTA-C Filters" Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,1999 Chapter 9 Two Integrator Loop OTA-C Filters 9.1 Introduction As discussed
More informationLecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters
Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties
More informationHomework Assignment 11
Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater
More informationPower Dissipation. Where Does Power Go in CMOS?
Power Dissipation [Adapted from Chapter 5 of Digital Integrated Circuits, 2003, J. Rabaey et al.] Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit
More informationECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION
ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 017 Final Wednesday, May 3 4 Problems with point weightings shown.
More informationFilters and Tuned Amplifiers
Filters and Tuned Amplifiers Essential building block in many systems, particularly in communication and instrumentation systems Typically implemented in one of three technologies: passive LC filters,
More informationCARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002
CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING 18-322 DIGITAL INTEGRATED CIRCUITS FALL 2002 Final Examination, Monday Dec. 16, 2002 NAME: SECTION: Time: 180 minutes Closed
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationD is the voltage difference = (V + - V - ).
1 Operational amplifier is one of the most common electronic building blocks used by engineers. It has two input terminals: V + and V -, and one output terminal Y. It provides a gain A, which is usually
More informationProf. Anyes Taffard. Physics 120/220. Voltage Divider Capacitor RC circuits
Prof. Anyes Taffard Physics 120/220 Voltage Divider Capacitor RC circuits Voltage Divider The figure is called a voltage divider. It s one of the most useful and important circuit elements we will encounter.
More informationCHAPTER 15 CMOS DIGITAL LOGIC CIRCUITS
CHAPTER 5 CMOS DIGITAL LOGIC CIRCUITS Chapter Outline 5. CMOS Logic Gate Circuits 5. Digital Logic Inverters 5.3 The CMOS Inverter 5.4 Dynamic Operation of the CMOS Inverter 5.5 Transistor Sizing 5.6 Power
More informationLecture 37: Frequency response. Context
EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in
More informationSophomore Physics Laboratory (PH005/105)
CALIFORNIA INSTITUTE OF TECHNOLOGY PHYSICS MATHEMATICS AND ASTRONOMY DIVISION Sophomore Physics Laboratory (PH5/15) Analog Electronics Active Filters Copyright c Virgínio de Oliveira Sannibale, 23 (Revision
More informationSample-and-Holds David Johns and Ken Martin University of Toronto
Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters
More informationDiscrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)
Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 0., 0.2) Tuesday 6th of February, 200, 9:5 :45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics Office
More informationLecture 11 VTCs and Delay. No lab today, Mon., Tues. Labs restart next week. Midterm #1 Tues. Oct. 7 th, 6:30-8:00pm in 105 Northgate
EE4-Fall 2008 Digital Integrated Circuits Lecture VTCs and Delay Lecture # Announcements No lab today, Mon., Tues. Labs restart next week Midterm # Tues. Oct. 7 th, 6:30-8:00pm in 05 Northgate Exam is
More informationSingle-Time-Constant (STC) Circuits This lecture is given as a background that will be needed to determine the frequency response of the amplifiers.
Single-Time-Constant (STC) Circuits This lecture is given as a background that will be needed to determine the frequency response of the amplifiers. Objectives To analyze and understand STC circuits with
More informationDiscrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)
Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 10.1, 10.2) Tuesday 16th of February, 2010, 0, 9:15 11:45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics
More informationEE40 Midterm Review Prof. Nathan Cheung
EE40 Midterm Review Prof. Nathan Cheung 10/29/2009 Slide 1 I feel I know the topics but I cannot solve the problems Now what? Slide 2 R L C Properties Slide 3 Ideal Voltage Source *Current depends d on
More informationMidterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 16: March 21, 2017 Transmission Gates, Euler Paths, Energy Basics Review Midterm! Midterm " Mean: 79.5 " Standard Dev: 14.5 2 Lecture Outline!
More informationSpeaker: Arthur Williams Chief Scientist Telebyte Inc. Thursday November 20 th 2008 INTRODUCTION TO ACTIVE AND PASSIVE ANALOG
INTRODUCTION TO ACTIVE AND PASSIVE ANALOG FILTER DESIGN INCLUDING SOME INTERESTING AND UNIQUE CONFIGURATIONS Speaker: Arthur Williams Chief Scientist Telebyte Inc. Thursday November 20 th 2008 TOPICS Introduction
More informationECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION
ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z
More informationThe CMOS Inverter: A First Glance
The CMOS Inverter: A First Glance V DD S D V in V out C L D S CMOS Inverter N Well V DD V DD PMOS 2λ PMOS Contacts In Out In Out Metal 1 NMOS Polysilicon NMOS GND CMOS Inverter: Steady State Response V
More informationAnalog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras
Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras Lecture No - 42 Fully Differential Single Stage Opamp Hello and welcome
More informationCircuits. L5: Fabrication and Layout -2 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number
EE610: CMOS Analog Circuits L5: Fabrication and Layout -2 (12.8.2013) B. Mazhari Dept. of EE, IIT Kanpur 44 Passive Components: Resistor Besides MOS transistors, sometimes one requires to implement passive
More informationEE 508 Lecture 24. Sensitivity Functions - Predistortion and Calibration
EE 508 Lecture 24 Sensitivity Functions - Predistortion and Calibration Review from last time Sensitivity Comparisons Consider 5 second-order lowpass filters (all can realize same T(s) within a gain factor)
More informationSwitched Capacitor Circuits I. Prof. Paul Hasler Georgia Institute of Technology
Switched Capacitor Circuits I Prof. Paul Hasler Georgia Institute of Technology Switched Capacitor Circuits Making a resistor using a capacitor and switches; therefore resistance is set by a digital clock
More informationMOSFET and CMOS Gate. Copy Right by Wentai Liu
MOSFET and CMOS Gate CMOS Inverter DC Analysis - Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max
More informationThe Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 Transistor Resistance Two
More informationVery Large Scale Integration (VLSI)
Very Large Scale Integration (VLSI) Lecture 4 Dr. Ahmed H. Madian Ah_madian@hotmail.com Dr. Ahmed H. Madian-VLSI Contents Delay estimation Simple RC model Penfield-Rubenstein Model Logical effort Delay
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)
1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationInterconnect (2) Buffering Techniques.Transmission Lines. Lecture Fall 2003
Interconnect (2) Buffering Techniques.Transmission Lines Lecture 12 18-322 Fall 2003 A few announcements Partners Lab Due Times Midterm 1 is nearly here Date: 10/14/02, time: 3:00-4:20PM, place: in class
More informationDESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C
MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First
More informationand V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )
ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 15: March 15, 2018 Euler Paths, Energy Basics and Optimization Midterm! Midterm " Mean: 89.7 " Standard Dev: 8.12 2 Lecture Outline! Euler
More informationEECS 141: FALL 05 MIDTERM 1
University of California College of Engineering Department of Electrical Engineering and Computer Sciences D. Markovic TuTh 11-1:3 Thursday, October 6, 6:3-8:pm EECS 141: FALL 5 MIDTERM 1 NAME Last SOLUTION
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationVLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI UNIT - III GATE LEVEL DESIGN P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents GATE LEVEL DESIGN : Logic Gates and Other complex gates, Switch logic, Alternate gate circuits, Time Delays, Driving large
More informationELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft
ELEN0037 Microelectronic IC Design Prof. Dr. Michael Kraft Lecture 2: Technological Aspects Technology Passive components Active components CMOS Process Basic Layout Scaling CMOS Technology Integrated
More informationAnalog Circuits and Systems
Analog Circuits and Systems Prof. K Radhakrishna Rao Lecture 27: State Space Filters 1 Review Q enhancement of passive RC using negative and positive feedback Effect of finite GB of the active device on
More informationDesign of Analog Integrated Circuits
Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4
More information5.0 CMOS Inverter. W.Kucewicz VLSICirciuit Design 1
5.0 CMOS Inverter W.Kucewicz VLSICirciuit Design 1 Properties Switching Threshold Dynamic Behaviour Capacitance Propagation Delay nmos/pmos Ratio Power Consumption Contents W.Kucewicz VLSICirciuit Design
More informationLecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: CMOS Inverter: Visual VTC. Review: CMOS Inverter: Visual VTC
ESE 570: Digital Integrated Circuits and LSI Fundamentals Lec 0: February 4, 207 MOS Inverter: Dynamic Characteristics Lecture Outline! Review: Symmetric CMOS Inverter Design! Inverter Power! Dynamic Characteristics
More informationEE 508 Lecture 29. Integrator Design. Metrics for comparing integrators Current-Mode Integrators
EE 508 Lecture 29 Integrator Design Metrics for comparing integrators urrent-mode Integrators eview from last time nti-aliasing filter often required to limit frequency content at input to S filters ontinuous-time
More informationMiniature Electronically Trimmable Capacitor V DD. Maxim Integrated Products 1
19-1948; Rev 1; 3/01 Miniature Electronically Trimmable Capacitor General Description The is a fine-line (geometry) electronically trimmable capacitor (FLECAP) programmable through a simple digital interface.
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationHomework Assignment 09
Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =
More informationLecture 23: Negative Resistance Osc, Differential Osc, and VCOs
EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,
More informationLow Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur
Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 08 MOS Inverters - III Hello, and welcome to today
More informationSpiral 2 7. Capacitance, Delay and Sizing. Mark Redekopp
2-7.1 Spiral 2 7 Capacitance, Delay and Sizing Mark Redekopp 2-7.2 Learning Outcomes I understand the sources of capacitance in CMOS circuits I understand how delay scales with resistance, capacitance
More informationGeorgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)
Georgia Institute of Technology School of Electrical and Computer Engineering Midterm-1 Exam (Solution) ECE-6414 Spring 2012 Friday, Feb. 17, 2012 Duration: 50min First name Solutions Last name Solutions
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date - Apr 18, 011 Duration:.5 hrs ECE334 Digital Electronics Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationName: Answers. Mean: 83, Standard Deviation: 12 Q1 Q2 Q3 Q4 Q5 Q6 Total. ESE370 Fall 2015
University of Pennsylvania Department of Electrical and System Engineering Circuit-Level Modeling, Design, and Optimization for Digital Systems ESE370, Fall 2015 Final Tuesday, December 15 Problem weightings
More informationIntroduction to CMOS RF Integrated Circuits Design
V. Voltage Controlled Oscillators Fall 2012, Prof. JianJun Zhou V-1 Outline Phase Noise and Spurs Ring VCO LC VCO Frequency Tuning (Varactor, SCA) Phase Noise Estimation Quadrature Phase Generator Fall
More informationElectronic Circuits EE359A
Electronic Circuits EE359A Bruce McNair B26 bmcnair@stevens.edu 21-216-5549 Lecture 22 578 Second order LCR resonator-poles V o I 1 1 = = Y 1 1 + sc + sl R s = C 2 s 1 s + + CR LC s = C 2 sω 2 s + + ω
More informationESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 2018 Final Monday, Apr 0 5 Problems with point weightings shown.
More informationELEN 610 Data Converters
Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power
More informationTopics to be Covered. capacitance inductance transmission lines
Topics to be Covered Circuit Elements Switching Characteristics Power Dissipation Conductor Sizes Charge Sharing Design Margins Yield resistance capacitance inductance transmission lines Resistance of
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationName: Answers. Grade: Q1 Q2 Q3 Q4 Q5 Total. ESE370 Fall 2015
University of Pennsylvania Department of Electrical and System Engineering Circuit-Level Modeling, Design, and Optimization for Digital Systems ESE370, Fall 2015 Midterm 1 Monday, September 28 5 problems
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More informationECE3050 Assignment 7
ECE3050 Assignment 7. Sketch and label the Bode magnitude and phase plots for the transfer functions given. Use loglog scales for the magnitude plots and linear-log scales for the phase plots. On the magnitude
More informationLecture 7 Circuit Delay, Area and Power
Lecture 7 Circuit Delay, Area and Power lecture notes from S. Mitra Intro VLSI System course (EE271) Introduction to VLSI Systems 1 Circuits and Delay Introduction to VLSI Systems 2 Power, Delay and Area:
More informationECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120
ECE 6412, Spring 2002 Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 Problem 1O 2O 3 4 5 6 7 8 Score INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of
More informationLecture 21: Packaging, Power, & Clock
Lecture 21: Packaging, Power, & Clock Outline Packaging Power Distribution Clock Distribution 2 Packages Package functions Electrical connection of signals and power from chip to board Little delay or
More informationPURPOSE: See suggested breadboard configuration on following page!
ECE4902 Lab 1 C2011 PURPOSE: Determining Capacitance with Risetime Measurement Reverse Biased Diode Junction Capacitance MOSFET Gate Capacitance Simulation: SPICE Parameter Extraction, Transient Analysis
More informationExercise s = 1. cos 60 ± j sin 60 = 0.5 ± j 3/2. = s 2 + s + 1. (s + 1)(s 2 + s + 1) T(jω) = (1 + ω2 )(1 ω 2 ) 2 + ω 2 (1 + ω 2 )
Exercise 7 Ex: 7. A 0 log T [db] T 0.99 0.9 0.8 0.7 0.5 0. 0 A 0 0. 3 6 0 Ex: 7. A max 0 log.05 0 log 0.95 0.9 db [ ] A min 0 log 40 db 0.0 Ex: 7.3 s + js j Ts k s + 3 + j s + 3 j s + 4 k s + s + 4 + 3
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 24: April 19, 2018 Crosstalk and Wiring, Transmission Lines Lecture Outline! Crosstalk! Repeaters in Wiring! Transmission Lines " Where transmission
More informationDigital Integrated Circuits A Design Perspective
Digital Integrated Circuits Design Perspective Designing Combinational Logic Circuits Fuyuzhuo School of Microelectronics,SJTU Introduction Digital IC Dynamic Logic Introduction Digital IC 2 EE141 Dynamic
More informationFinal Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.
Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at
More informationCHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS
CHAPTER 4 SIGNA GENERATORS AND WAEFORM SHAPING CIRCUITS Chapter Outline 4. Basic Principles of Sinusoidal Oscillators 4. Op Amp RC Oscillators 4.3 C and Crystal Oscillators 4.4 Bistable Multivibrators
More informationPower Consumption in CMOS CONCORDIA VLSI DESIGN LAB
Power Consumption in CMOS 1 Power Dissipation in CMOS Two Components contribute to the power dissipation:» Static Power Dissipation Leakage current Sub-threshold current» Dynamic Power Dissipation Short
More informationENEE 359a Digital VLSI Design
SLIDE 1 ENEE 359a Digital VLSI Design & Logical Effort Prof. blj@ece.umd.edu Credit where credit is due: Slides contain original artwork ( Jacob 2004) as well as material taken liberally from Irwin & Vijay
More information! Crosstalk. ! Repeaters in Wiring. ! Transmission Lines. " Where transmission lines arise? " Lossless Transmission Line.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 24: April 19, 2018 Crosstalk and Wiring, Transmission Lines Lecture Outline! Crosstalk! Repeaters in Wiring! Transmission Lines " Where transmission
More informationE40M Capacitors. M. Horowitz, J. Plummer, R. Howe
E40M Capacitors 1 Reading Reader: Chapter 6 Capacitance A & L: 9.1.1, 9.2.1 2 Why Are Capacitors Useful/Important? How do we design circuits that respond to certain frequencies? What determines how fast
More information2007 Fall: Electronic Circuits 2 CHAPTER 10. Deog-Kyoon Jeong School of Electrical Engineering
007 Fall: Electronic Circuits CHAPTER 10 Digital CMOS Logic Circuits Deog-Kyoon Jeong dkjeong@snu.ac.kr k School of Electrical Engineering Seoul lnational luniversity it Introduction In this chapter, we
More informationLecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS
Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS Outline NMOS inverter with resistor pull-up The inverter NMOS inverter with current-source pull-up Complementary MOS (CMOS) inverter Static analysis
More informationAlternating Current Circuits. Home Work Solutions
Chapter 21 Alternating Current Circuits. Home Work s 21.1 Problem 21.11 What is the time constant of the circuit in Figure (21.19). 10 Ω 10 Ω 5.0 Ω 2.0µF 2.0µF 2.0µF 3.0µF Figure 21.19: Given: The circuit
More information8. Active Filters - 2. Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory
8. Active Filters - 2 Electronic Circuits Prof. Dr. Qiuting Huang Integrated Systems Laboratory Blast From The Past: Algebra of Polynomials * PP xx is a polynomial of the variable xx: PP xx = aa 0 + aa
More informationCMOS Digital Integrated Circuits Lec 13 Semiconductor Memories
Lec 13 Semiconductor Memories 1 Semiconductor Memory Types Semiconductor Memories Read/Write (R/W) Memory or Random Access Memory (RAM) Read-Only Memory (ROM) Dynamic RAM (DRAM) Static RAM (SRAM) 1. Mask
More informationCMOS Inverter (static view)
Review: Design Abstraction Levels SYSTEM CMOS Inverter (static view) + MODULE GATE [Adapted from Chapter 5. 5.3 CIRCUIT of G DEVICE Rabaey s Digital Integrated Circuits,, J. Rabaey et al.] S D Review:
More informationE40M Review - Part 1
E40M Review Part 1 Topics in Part 1 (Today): KCL, KVL, Power Devices: V and I sources, R Nodal Analysis. Superposition Devices: Diodes, C, L Time Domain Diode, C, L Circuits Topics in Part 2 (Wed): MOSFETs,
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor
More informationLecture 12 CMOS Delay & Transient Response
EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 12 CMOS Delay & Transient Response Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam
More informationECE 342 Solid State Devices & Circuits 4. CMOS
ECE 34 Solid State Devices & Circuits 4. CMOS Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 34 Jose Schutt Aine 1 Digital Circuits V IH : Input
More informationCommon Drain Stage (Source Follower) Claudio Talarico, Gonzaga University
Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C
More informationEE247 Lecture 16. Serial Charge Redistribution DAC
EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic
More informationChapter 5. The Inverter. V1. April 10, 03 V1.1 April 25, 03 V2.1 Nov Inverter
Chapter 5 The Inverter V1. April 10, 03 V1.1 April 25, 03 V2.1 Nov.12 03 Objective of This Chapter Use Inverter to know basic CMOS Circuits Operations Watch for performance Index such as Speed (Delay calculation)
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationUNIVERSITY OF UTAH ELECTRICAL & COMPUTER ENGINEERING DEPARTMENT. 10k. 3mH. 10k. Only one current in the branch:
UNIVERSITY OF UTAH ELECTRICAL & COMPUTER ENGINEERING DEPARTMENT ECE 1270 HOMEWORK #6 Solution Summer 2009 1. After being closed a long time, the switch opens at t = 0. Find i(t) 1 for t > 0. t = 0 10kΩ
More information