The CMOS Inverter: A First Glance


 Charlene Bridges
 1 years ago
 Views:
Transcription
1 The CMOS Inverter: A First Glance V DD S D V in V out C L D S
2 CMOS Inverter N Well V DD V DD PMOS 2λ PMOS Contacts In Out In Out Metal 1 NMOS Polysilicon NMOS GND
3 CMOS Inverter: Steady State Response V DD V DD V OL = 0 V OH = V DD V M = f(r n, R p ) R p V out = 1 V out = 0 R n V in = 0 V in = V DD
4 CMOS Inverter: Transient Response V DD V DD R p t phl = f(r on.c L ) = 0.69 R on C L V out V out C L C L R n V in 5 0 = = V in 5 V DD (a) Lowtohigh (b) Hightolow
5 CMOS Properties Full railtorail swing high noise margins Logic levels not dependent upon the relative device sizes transistors can be minimum size ratioless Always a path to V dd or GND in steady state low output impedance (output resistance in kω range) large fanout (less sensitive to noise as well) Extremely high input resistance (gate of MOS transistor is near perfect insulator) nearly zero steadystate input current No direct path steadystate between power and ground no static power dissipation Propagation delay function of load capacitance and resistance of transistors (limits fanout)
6 Review: Short Channel IV Plot (NMOS) 2.5 X 104 V GS = 2.5V 2 I D (A) V GS = 2.0V V GS = 1.5V V GS = 1.0V Linear dependence V DS (V) NMOS transistor, 0.25um, L d = 0.25um, W/L = 1.5, V DD = 2.5V, V T = 0.4V
7 Review: Short Channel IV Plot (PMOS) All polarities of all voltages and currents are reversed 2 V DS (V) V GS = 1.0V 0.2 V GS = 1.5V V GS = 2.0V I D (A) 0.8 V GS = 2.5V 1 X 104 PMOS transistor, 0.25um, L d = 0.25um, W/L = 1.5, V DD = 2.5V, V T = 0.4V
8 Transforming PMOS IV Lines Want common coordinate set V in, V out, and I dn (loadline plot) I DSp = I DSn V GSn = V in ; V GSp = V in V DD V DSn = V out ; V DSp = V out V DD I Dn In V DD PMOS Out NMOS V out I D p V in = 0 I Dn V in = 0 I Dn V in = 1.5 V in = 1.5 V DS p V DS p V GSp = 1 V GSp = 2.5 Mirror around xaxis V in = V DD + V GSp I Dn = I Dp Horiz. shift over V DD V out = V DD + V DSp V out
9 CMOS Inverter Load Lines PMOS 2,5 X 104 NMOS V in = 0V V in = 2.5V 2 I Dn (A) V in = 0.5V V in = 1.0V 1,5 1 V in = 2V 0,5 V in = 1.5V V in = 2.0V 0 V in = 2.5V V in = 1.5V V in = 1V 0 0,5 1 1,5 2 2,5 V out (V) V in = 2.0V V in = 1.5V V in = 0.5V V in = 1.0V V in = 0.5V V in = 0V 0.25um, W/L n = 1.5, W/L p = 4.5, V DD = 2.5V, V Tn = 0.4V, V Tp = 0.4V
10 CMOS Inverter VTC NMOS off PMOS res NMOS sat PMOS res V out (V) V in (V) NMOS sat PMOS sat NMOS res PMOS sat V DS =V GS NMOS res PMOS off
11 The response of the inverter is dominated mainly by the output capacitance of the gate C L, which is composed of:  Drain diffusion capacitance of PMOS & NMOS transistors  Capacitances of connecting wires  Input capacitance of the fanout gates A fast gate is built either by keeping the output capacitance small or by decreasing the onresistance of the transistor. The latter is achieved by increasing the W/L ratio.
12 Relative Transistor Sizing When designing static CMOS circuits, balance the driving strengths of the transistors by making the PMOS section wider than the NMOS section to maximize the noise margins and obtain symmetrical characteristics
13 Switching Threshold as a function of Transistor Ratio In the transition region both PMOS and NMOS transistors are always saturated, since V DS = V GS. By equating the currents through the transistors (assuming velocity saturation and ignoring channel length modulation): V in = V out = V M, V GS = V M (NMOS), V GS = V M V DD (PMOS)
14 Switching Threshold V M where V in = V out (both PMOS and NMOS in saturation since V DS = V GS ). For large values of V DD (wrt treshold & saturation voltages): V M rv DD /(1 + r) where r = k p V DSATp /k n V DSATn Switching threshold set by the ratio r, which compares the relative driving strengths of the PMOS and NMOS transistors For V M to be at V DD /2, r 1 which is equivalent to sizing the PMOS device so that: (W/L) p = (W/L) n x (V DSATn k n )/(V DSATp k p ) To move V M upwards, a larger value of r is required, which means making PMOS wider.
15 The required ratio of PMOS to NMOS transistor sizes such that switching treshold is set to a desired value V M ( W / L) p k' n VDSATn( VM VTn VDSATn /2) = ( W / L) k' V ( V V + V + V /2) n p DSATp DD M Tp DSATp For long channel devices or when supply voltage is low (no velocity saturation): V M V + r( V + V ) k =, r = 1+ r k Tn DD Tp p n
16 Switching Threshold Example In our generic 0.25 micron CMOS process, using the process parameters V DD = 2.5V, and a minimum size NMOS device ((W/L) n of 1.5) NMOS PMOS V T0 (V) γ(v 0.5 ) V DSAT (V) k (A/V 2 ) 115 x x 106 λ(v 1 ) For V M = 1.25V (half of V DD ): (W/L) p 115 x ( /2) = x x = 3.5 (W/L) n 30 x ( /2) (W/L) p = 3.5 x 1.5 = 5.25 for a V M of 1.25V
17 Simulated Inverter V M V M (V) ~ (W/L) p /(W/L) n Note: xaxis is semilog V M is relatively insensitive to variations in device ratio setting the ratio to 3, 2.5 and 2 gives V M s of 1.22V, 1.18V, and 1.13V Increasing the width of the PMOS moves V M towards V DD Increasing the width of the NMOS moves V M toward GND
18 a) Response of standard inverter b)response of modified treshold
19 Noise Margins Determining V IH and V IL 3 V OH = V DD 2 V DD V M By definition, V IH and V IL are where dv out /dv in = 1 (= gain) V IH V IL =(V OH V OL )/g=v DD /g V out 1 V OL = GND 0 VIL V M V in A piecewise linear approximation of VTC VIH NM H = V DD V IH NM L = V IL GND Approximating: V IH = V M V M /g V IL = V M + (V DD V M )/g So high gain in the transition region is very desirable
20 Gain Determinates gain V in dv out /dv in = Gain is a strong function of the slopes of the currents in the saturation region, for V in = V M (1+r) g (V M V Tn V DSATn /2)(λ  λ n p ) Determined by technology parameters, especially channel length modulation (λ). Only designer influence through supply voltage and V M (transistor sizing).
21 Impact of Process Variation on VTC Curve V out (V) 2,5 2 1,5 1 0,5 0 Bad PMOS Good NMOS Good PMOS Bad NMOS Nominal 0 0,5 1 1,5 2 2,5 V in (V) rocess variations (mostly) cause a shift in the switching threshold
22 Gain as a function of VDD ) (V t V ou ) (V t V ou V (V) in 0.05 Gain= V (V) in
23 Why don t we operate at low supply voltages? Reducing the supply voltage improves gain and energy dissipation. But severely degrades the delay of the gate The dc characteristic becomes increasingly sensitive to variations in the device parameters While it helps to reduce the internal noise (such as crosstalk), it makes the device more sensitive to external noise sources that do not scale. To achieve sufficient gain for use in a digital circuit, it is necessary that the supply be at least 4φ T where φ T = kt/q (the only way to operate CMOS inverters below 100mV is to reduce the ambient temperature, that is to cool the circuit)
24
25 Diffusion capacitances C db1 and C db2 C = K C eq eq j0 Φ K V V m 0 1 m 1 m eq = ( Φ0 high) ( Φ0 low) ( Vhigh Vlow)(1 m)
26
27 Gate Capacitances of FanOut C g3 and C g4 C fanout = C gate (NMOS) + C gate (PMOS) = (C GSOn + C GDOn + W n L n C ox ) + (C GSOp + C GDOp + W p L p C ox ) From Table 35:
28 CMOS Inverters 5λx9λ V DD PMOS (9λ/2λ) 0.25µm = 2λ 4λx4λ In Out Metal1 3λx1λ Polysilicon NMOS (3λ/2λ) GND =15λ (perimeter of drain area)
29
30 PRORAGATION DELAY V2 dv C CL I = C dt = dv t p dv dt I = i V 1 both C and i are nonlinear functions of V an exact computation of this L equation is very difficult. Instead, we use the simplified switch model. R v out v out (t) = (1 e t/τ )V where τ = RC v in C Time to reach 50% point is t = ln(2) τ = 0.69 τ
31 Inverter Propagation Delay Propagation delay is proportional to the timeconstant of the network formed by the pulldown resistor and the load capacitance V DD t phl = f(r n, C L ) R n C L V out = 0 t phl = ln(2) R eqn C L = 0.69 R eqn C L t plh = ln(2) R eqp C L = 0.69 R eqp C L V in = V DD t p = (t phl + t plh )/2 = 0.69 C L (R eqn + R eqp )/2 To equalize rise and fall times make the onresistance of the NMOS and PMOS approximately equal.
32 Transient Response 3 2.5? t p = (t phl +t plh )/ ps t p = 0.69 C L (R eqn +R eqp )/ t phl 39.9ps t plh x 1010
33 Inverter Transient Response V out (V) 3 2,5 2 1,5 1 0,5 00,5 V in 0 0,5 1 1,5 2 2,5 t (sec) x V DD =2.5V 0.25µm W/L n = 1.5 W/L p = 4.5 R eqn = 13 kω ( 1.5) R eqp = 31 kω ( 4.5) t f t t phl = / t r phl t plh t plh = /4.5 6 t phl = 36 psec t plh = 29 psec so t p = 32.5 psec From simulation: t phl = 39.9 psec and t plh = 31.7 psec
34 Delay as a function of V DD Ignoring channel length modulation 4.5 t p (normalized) if V >> V + V / 2 t phl DD Tn DSATn CL 0.52 ( W / L ) k ' V n n DSATn 1.5 Independent of V DD V DD (V) Dots indicate the values calculated. Assumed velocity sat. Deviation at low supply voltages
35 Design for Performance Keep capacitances small Good design practice requires keeping the drain diffusion areas as small as possible Increase transistor sizes watch out for selfloading! intrinsic capacitance (i.e. diffusion capacitance) starts to dominate extrinsic load (wiring & f.out) Increase V DD (????) trade off energy dissipation oxide breakdown, hot carrier effects minimal improvement above a certain level
36 So far we have considered widened PMOS so that its resistance matches that of the pulldown NMOS to yield symmetrical VTC. However, this does not imply that this ratio also yields the minimum overall propagation delay. If symmetry and reduced noise margins are not of prime concern, it is possible to speed up the inverter by reducing the width of the PMOS device. Consider the 2 identical cascaded CMOS inverters, with approximate load capacitance of the 1. Gate C L :
37 NMOS to PMOS Ratio C = ( C + C ) + ( C + C ) + C L dp1 dn1 gp2 gn2 w β = ( W/ L) /( W/ L) C = βc, C = βc p n dp1 dn1 gp2 gn2 C β C C C t C eqn eqp L = (1 + )( dn1+ gn2) + w since p = 0.69 L 0.69 Reqp tp = (1 β )( Cdn 1 Cgn2 ) C w R eqn β dn1 gn2 w eqn eqp eqn R + R r = (1 + β)( C + C ) + C R 1 + where, r = R /R β to find the optimal value of β, setting t / β = 0 we find β = r 1 + C or β = r when C + C >> C w opt opt dn1 gn2 w Cdn 1+ C gn2 p 2
38 NMOS/PMOS ratio 5 x t p (s e c) tplh tphl tp β of 2.4 (= 31 kω/13 kω) gives symmetrical response β= 31kΩ/13k Ω =2.4 β of 1.9 gives optimal performance (1.6 calculated) β
39 NMOS/PMOS Ratio So far have sized the PMOS and NMOS so that the R eq s match (ratio of 3 to 3.5) symmetrical VTC equal hightolow and lowtohigh propagation delays If speed is the only concern, reduce the width of the PMOS device! widening the PMOS degrades the t phl due to larger parasitic capacitance β = (W/L p )/(W/L n ) r = R eqp /R eqn (resistance ratio of identicallysized PMOS and NMOS) β opt = r when wiring capacitance is negligible
40 The next question is how transistor sizing (sizing both NMOS and PMOS with the same ratio) impacts the performance of the gate. To answer this question, we must use a sizing factor S, which relates the transistor sizes of our inverter to a reference gate, typically a minimum sized inverter.
41 Device Sizing for Performance Divide capacitive load, C L, into C int : intrinsic  diffusion and Miller effect C ext : extrinsic  wiring and fanout t = 0.69R ( C + C ) p eq int ext t p = 0.69 R eq C int (1 + C ext /C int ) = t p0 (1 + C ext /C int ) where t p0 = 0.69 R eq C int is the intrinsic (unloaded) delay of the gate (C ext = 0) Widening both PMOS and NMOS by a factor S reduces R eq by an identical factor (R eq = R ref /S), but raises the intrinsic capacitance by the same factor (C int = SC iref ) t p = 0.69 R ref C iref (1 + C ext /(SC iref )) = t p0 (1 + C ext /(SC iref )) t p0 is independent of the sizing of the gate; with no load the drive of the gate is totally offset by the increased capacitance any S sufficiently larger than (C ext /C int ) yields the best performance gains with least silicon area impact
42 Sizing Impacts on Delay t p (sec) x for a fixed load The majority of the improvement is already obtained for S = 5. Sizing factors larger than 10 barely yield any extra gain (and cost significantly more area) S selfloading effect (intrinsic capacitance dominates)
43 Sizing a Chain of Inverters While sizing up an inverter reduces its delay, it also increases its input capacitance. Gate sizing without taking into account its impact on the delay of the preceding gates is a purely academic enterprise. Therefore, a more relevant problem is determining the optimum sizing of a gate when embedded in a real environment.
44 Impact of Fanout on Delay Extrinsic capacitance, C ext, is a function of the fanout of the gate  the larger the fanout, the larger the external load. First determine the input loading effect of the inverter. Both input gate capacitance C g and intrinsic output capacitance C int are proportional to the gate sizing, so C int = γc g is independent of gate sizing and t p = t p0 (1 + C ext / γc g ) = t p0 (1 + f/γ) i.e., the delay of an inverter is a function of the ratio between its external load capacitance and its input gate capacitance: the effective fanout f f = C ext /C g
45 Inverter Chain Real goal is to minimize the delay through an inverter chain In C g,1 1 2 N C L Out the delay of the jth inverter stage is (C W ignored): t p,j = t p0 (1 + C g,j+1 /(γc g,j )) = t p0 (1 + f j / γ) and t p = t p1 + t p t pn so t p = t p,j = t p0 (1 + C g,j+1 /(γc g,j )), with C g,n+1 =C L If C L is given How should the inverters be sized? How many stages are needed to minimize the delay?
46 This equation has N1unknowns, being C g,2, C g,3,... C g,n. The minimum delay can be found by taking N1 partial derivatives and equating them to zero: t C p g, j The result is a set of constraints: C C = C g, j+ 1 g, j C g, j g, j 1 = 0 with (j=2,... N) In other words, the optimum size of each inverter is the geometric mean of its neighbors sizes: C = C C g, j g, j 1 g, j + 1
47 Sizing the Inverters in the Chain The optimum size of each inverter is the geometric mean of its neighbors meaning that if each inverter is sized up by the same factor f wrt the preceding gate, it will have the same effective fanout and the same delay N f = C L /C g,1 = F where F represents the overall effective fanout of the circuit (F = C L /C g,1 = f N ) and the minimum delay through the inverter chain is t p = N t p0 (1 + ( F ) / γ) The relationship between t p and F is linear for one inverter, square root for two, etc. N N
48 Example of Inverter Chain Sizing In Out C g,1 1 f = 2 f 2 = 4 C L = 8 C g,1 C L /C g,1 has to be evenly distributed over N = 3 inverters C L /C g,1 = 8/1 3 f = 8 = 2
49 Determining N: Optimal Number of Inverters What is the optimal value for N given F (=f N )? if the number of stages is too large, the intrinsic delay of the stages becomes dominant if the number of stages is too small, the effective fanout of each stage becomes dominant (1 N t / ) p = Ntp0 + F γ The optimum N is found by differentiating the minimum delay expression and setting the result to 0, giving N (1 / f ) N F ln F γ + F = 0 or equivalently: f = e + γ N For γ = 0 (selfloading is ignored) N = ln (F) and the effectivefan out becomes f = e = For γ = 1 (the typical case) the optimum effective fanout (tapering factor) turns out to be close to 3.6
50 Optimum Effective FanOut 5 7 F opt normalized delay γ = γ Choosing f larger than optimum has little effect on delay and reduces the number of stages (and area). Common practice to use f = 4 (for γ = 1) But too many stages has a substantial negative impact on delay f
51 Example of Inverter (Buffer) Staging N f t p 1 C g,1 = 1 C L = 64 C g, C g,1 = 1 C L = 64 C g, C g,1 = 1 C L = 64 C g, C g,1 = 1 C L = 64 C g,1
52 Impact of Buffer Staging for Large C L F (γ = 1) 10 Unbuffered 11 Two Stage Chain 8.3 Opt. Inverter Chain 8.3 N ,000 10, , Impressive speedups with optimized cascaded inverter chain for very large capacitive loads.
53 Input Signal Rise/Fall Time In reality, the input signal changes gradually (and both PMOS and NMOS conduct for a brief time). This affects the current available for charging/discharging C L and impacts propagation delay. t p increases linearly with increasing input slope, t s, once t s > t p t p (sec) t s is due to the limited driving capability of the preceding gate 5,4 5,2 5 4,8 4,6 4,4 4,2 4 3,8 3,6 x t s (sec) for a minimumsize inverter with a fanout of a single gate x 1011
54 Design Challenge A gate is never designed in isolation: its performance is affected by both the fanout and the driving strength of the gate(s) feeding its inputs. t i p = ti step + η ti1 step (η 0.25) Keep signal rise times smaller than or equal to the gate propagation delays. good for performance good for power consumption Keeping rise and fall times of the signals small and of approximately equal values is one of the major challenges in highperformance designs  slope engineering.
55 Delay with Long Interconnects When gates are farther apart, wire capacitance and resistance can no longer be ignored. V in (r w, c w, L) V out c int c fan t p = 0.69R dr C int + (0.69R dr +0.38R w )C w (R dr +R w )C fan where R dr = (R eqn + R eqp )/2 = 0.69R dr (C int +C fan ) (R dr c w +r w C fan )L r w c w L 2 Wire delay rapidly becomes the dominate factor (due to the quadratic term) in the delay budget for longer wires.
CMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)
CMPEN 411 VLSI Digital Circuits Lecture 04: CMOS Inverter (static view) Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN
More informationENGR890 Digital VLSI Design Fall Lecture 4: CMOS Inverter (static view)
ENGR89 Digital VLSI Design Fall 5 Lecture 4: CMOS Inverter (static view) [Adapted from Chapter 5 of Digital Integrated Circuits, 3, J. Rabaey et al.] [Also borrowed from Vijay Narayanan and Mary Jane Irwin]
More informationCMOS Inverter (static view)
Review: Design Abstraction Levels SYSTEM CMOS Inverter (static view) + MODULE GATE [Adapted from Chapter 5. 5.3 CIRCUIT of G DEVICE Rabaey s Digital Integrated Circuits,, J. Rabaey et al.] S D Review:
More information5.0 CMOS Inverter. W.Kucewicz VLSICirciuit Design 1
5.0 CMOS Inverter W.Kucewicz VLSICirciuit Design 1 Properties Switching Threshold Dynamic Behaviour Capacitance Propagation Delay nmos/pmos Ratio Power Consumption Contents W.Kucewicz VLSICirciuit Design
More informationThe CMOS Inverter: A First Glance
The CMOS Inverter: A First Glance V DD V in V out C L CMOS Properties Full railtorail swing Symmetrical VTC Propagation delay function of load capacitance and resistance of transistors No static power
More informationCOMP 103. Lecture 10. Inverter Dynamics: The Quest for Performance. Section 5.4.2, What is this lecture+ about? PERFORMANCE
COMP 103 Lecture 10 Inverter Dynamics: The Quest for Performance Section 5.4.2, 5.4.3 [All lecture notes are adapted from Mary Jane Irwin, Penn State, which were adapted from Rabaey s Digital Integrated
More informationChapter 5. The Inverter. V1. April 10, 03 V1.1 April 25, 03 V2.1 Nov Inverter
Chapter 5 The Inverter V1. April 10, 03 V1.1 April 25, 03 V2.1 Nov.12 03 Objective of This Chapter Use Inverter to know basic CMOS Circuits Operations Watch for performance Index such as Speed (Delay calculation)
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationEE5311 Digital IC Design
EE5311 Digital IC Design Module 3  The Inverter Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai September 6, 2017 Janakiraman, IITM
More informationEEE 421 VLSI Circuits
EEE 421 CMOS Properties Full railtorail swing high noise margins» Logic levels not dependent upon the relative device sizes transistors can be minimum size ratioless Always a path to V dd or GND in steady
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 14 The CMOS Inverter: dynamic behavior (sizing, inverter
More informationDigital Integrated Circuits 2nd Inverter
Digital Integrated Circuits The Inverter The CMOS Inverter V DD Analysis Inverter complex gate Cost V in V out complexity & Area Integrity and robustness C L Static behavior Performance Dynamic response
More informationLecture 4: CMOS review & Dynamic Logic
Lecture 4: CMOS review & Dynamic Logic Reading: ch5, ch6 Overview CMOS basics Power and energy in CMOS Dynamic logic 1 CMOS Properties Full railtorail swing high noise margins Logic levels not dependent
More informationThe Inverter. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Inverter Revised from Digital Integrated Circuits, Jan M. Rabaey el, 2003 Propagation Delay CMOS
More informationCPE/EE 427, CPE 527 VLSI Design I L06: CMOS Inverter, CMOS Logic Gates. Course Administration. CMOS Inverter: A First Look
CPE/EE 47, CPE 57 VLSI esign I L6: CMOS Inverter, CMOS Logic Gates epartment of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka )
More informationECE 342 Solid State Devices & Circuits 4. CMOS
ECE 34 Solid State Devices & Circuits 4. CMOS Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 34 Jose Schutt Aine 1 Digital Circuits V IH : Input
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 12 The CMOS Inverter: static behavior guntzel@inf.ufsc.br
More informationCMOS Inverter: CPE/EE 427, CPE 527 VLSI Design I L06: CMOS Inverter, CMOS Logic Gates. Course Administration. CMOS Properties.
CMOS Inverter: Steady State Response CPE/EE 47, CPE 57 VLSI esign I L6: CMOS Inverter, CMOS Logic Gates R p V OL = V OH = V M = f(r n, R p ) epartment of Electrical and Computer Engineering University
More informationDigital Microelectronic Circuits ( ) The CMOS Inverter. Lecture 4: Presented by: Adam Teman
Digital Microelectronic Circuits (3611301 ) Presented by: Adam Teman Lecture 4: The CMOS Inverter 1 Last Lectures Moore s Law Terminology» Static Properties» Dynamic Properties» Power The MOSFET Transistor»
More informationB.Supmonchai July 5th, q Quantification of Design Metrics of an inverter. q Optimization of an inverter design. B.Supmonchai Why CMOS Inverter?
July 5th, 4 Goals of This Chapter Quantification of Design Metrics of an inverter Static (or SteadyState) Behavior Chapter 5 CMOS Inverter Boonchuay Supmonchai Integrated Design Application Research (IDAR)
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor NChannel MOSFET Built on ptype
More informationMiscellaneous Lecture topics. Mary Jane Irwin [Adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.]
Miscellaneous Lecture topics Mary Jane Irwin [dapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] MOS Switches MOS transistors can be viewed as simple switches. In an NSwitch, the
More informationEE5311 Digital IC Design
EE5311 Digital IC Design Module 3  The Inverter Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai September 3, 2018 Janakiraman, IITM
More informationDC and Transient Responses (i.e. delay) (some comments on power too!)
DC and Transient Responses (i.e. delay) (some comments on power too!) Michael Niemier (Some slides based on lecture notes by David Harris) 1 Lecture 02  CMOS Transistor Theory & the Effects of Scaling
More informationDigital Integrated Circuits A Design Perspective
igital Integrated Circuits esign Perspective esigning Combinational Logic Circuits 1 Combinational vs. Sequential Logic In Combinational Logic Circuit Out In Combinational Logic Circuit Out State Combinational
More informationVLSI Design and Simulation
VLSI Design and Simulation CMOS Inverters Topics Inverter VTC Noise Margin Static Load Inverters CMOS Inverter FirstOrder DC Analysis R p V OL = 0 V OH = R n =0 = CMOS Inverter: Transient Response R p
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationCheck course home page periodically for announcements. Homework 2 is due TODAY by 5pm In 240 Cory
EE141 Fall 005 Lecture 6 MOS Capacitances, Propagation elay Important! Check course home page periodically for announcements Homework is due TOAY by 5pm In 40 Cory Homework 3 will be posted TOAY ue Thursday
More informationCMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance
CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis
More informationCHAPTER 15 CMOS DIGITAL LOGIC CIRCUITS
CHAPTER 5 CMOS DIGITAL LOGIC CIRCUITS Chapter Outline 5. CMOS Logic Gate Circuits 5. Digital Logic Inverters 5.3 The CMOS Inverter 5.4 Dynamic Operation of the CMOS Inverter 5.5 Transistor Sizing 5.6 Power
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal IV Characteristics 3. Nonideal IV Effects 4. CV Characteristics 5. DC Transfer Characteristics 6. Switchlevel RC Delay Models MOS
More informationECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter
ECE 438: Digital Integrated Circuits Assignment #4 The Inverter Text: Chapter 5, Digital Integrated Circuits 2 nd Ed, Rabaey 1) Consider the CMOS inverter circuit in Figure P1 with the following parameters.
More information2007 Fall: Electronic Circuits 2 CHAPTER 10. DeogKyoon Jeong School of Electrical Engineering
007 Fall: Electronic Circuits CHAPTER 10 Digital CMOS Logic Circuits DeogKyoon Jeong dkjeong@snu.ac.kr k School of Electrical Engineering Seoul lnational luniversity it Introduction In this chapter, we
More informationCMOS Technology for Computer Architects
CMOS Technology for Computer Architects Recap Technology Trends Lecture 2: Transistor Inverter Iakovos Mavroidis Giorgos Passas Manolis Katevenis FORTHICS (University of Crete) 1 2 Recap Threshold Voltage
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor
More informationAnnouncements. EE141 Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power
 Fall 2002 Lecture 7 MOS Capacitances Inverter Delay Power Announcements Wednesday 123pm lab cancelled Lab 4 this week Homework 2 due today at 5pm Homework 3 posted tonight Today s lecture MOS capacitances
More informationENEE 359a Digital VLSI Design
SLIDE 1 ENEE 359a Digital VLSI Design & Logical Effort Prof. blj@ece.umd.edu Credit where credit is due: Slides contain original artwork ( Jacob 2004) as well as material taken liberally from Irwin & Vijay
More informationDigital Integrated Circuits
Chapter 6 The CMOS Inverter 1 Contents Introduction (MOST models) 0, 1 st, 2 nd order The CMOS inverter : The static behavior: o DC transfer characteristics, o Shortcircuit current The CMOS inverter :
More informationTHE CMOS INVERTER CHAPTER. Quantification of integrity, performance, and energy metrics of an inverter Optimization of an inverter design
chapter5.fm Page 176 Friday, January 18, 2002 9:01 M CHPTER 5 THE CMOS INVERTER Quantification of integrity, performance, and energy metrics of an inverter Optimization of an inverter design 5.1 Introduction
More informationMOSFET and CMOS Gate. Copy Right by Wentai Liu
MOSFET and CMOS Gate CMOS Inverter DC Analysis  Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max
More informationEECS 141: FALL 05 MIDTERM 1
University of California College of Engineering Department of Electrical Engineering and Computer Sciences D. Markovic TuTh 111:3 Thursday, October 6, 6:38:pm EECS 141: FALL 5 MIDTERM 1 NAME Last SOLUTION
More informationECE321 Electronics I
ECE31 Electronics Lecture 1: CMOS nverter: Noise Margin & Delay Model Payman ZarkeshHa Office: ECE Bldg. 30B Office hours: Tuesday :003:00PM or by appointment Email: payman@ece.unm.edu Slide: 1 CMOS
More informationThe Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 Transistor Resistance Two
More informationLecture 11 VTCs and Delay. No lab today, Mon., Tues. Labs restart next week. Midterm #1 Tues. Oct. 7 th, 6:308:00pm in 105 Northgate
EE4Fall 2008 Digital Integrated Circuits Lecture VTCs and Delay Lecture # Announcements No lab today, Mon., Tues. Labs restart next week Midterm # Tues. Oct. 7 th, 6:308:00pm in 05 Northgate Exam is
More informationECE 342 Electronic Circuits. Lecture 35 CMOS Delay Model
ECE 34 Electronic Circuits Lecture 35 CMOS Delay Model Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 34 Jose Schutt Aine 1 Digital Circuits V IH : Input
More information9/18/2008 GMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI Design Chapter III CMOS Device, Inverter, Combinational circuit Logic and Layout Part 3 Combinational Logic Gates (textbook chapter 6) 9/18/2008 GMU, ECE 680 Physical VLSI Design
More informationDigital Integrated Circuits A Design Perspective
Digital Integrated Circuits Design Perspective Jan M. Rabaey nantha Chandrakasan orivoje Nikolić Designing Combinational Logic Circuits November 2002. 1 Combinational vs. Sequential Logic In Combinational
More informationDC & Transient Responses
ECEN454 Digital Integrated Circuit Design DC & Transient Responses ECEN 454 DC Response DC Response: vs. for a gate Ex: Inverter When = > = When = > = In between, depends on transistor size and current
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NORgate C = NOT (A or B)
1 Introduction to TransistorLevel Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationLecture 6: DC & Transient Response
Lecture 6: DC & Transient Response Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline Pass Transistors DC Response Logic Levels and Noise Margins
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay Estimation 2 Pass Transistors We have assumed source is grounded
More informationToday s lecture. EE141 Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model
 Spring 003 Lecture 4 Design Rules CMOS Inverter MOS Transistor Model Today s lecture Design Rules The CMOS inverter at a glance An MOS transistor model for manual analysis Important! Labs start next
More informationDynamic operation 20
Dynamic operation 20 A simple model for the propagation delay Symmetric inverter (rise and fall delays are identical) otal capacitance is linear t p Minimum length devices R W C L t = 0.69R C = p W L 0.69
More informationProperties of CMOS Gates Snapshot
MOS logic 1 Properties of MOS Gates Snapshot High noise margins: V OH and V OL are at V DD and GND, respectively. No static power consumption: There never exists a direct path between V DD and V SS (GND)
More informationMidterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 16: March 21, 2017 Transmission Gates, Euler Paths, Energy Basics Review Midterm! Midterm " Mean: 79.5 " Standard Dev: 14.5 2 Lecture Outline!
More informationEE5780 Advanced VLSI CAD
EE5780 Advanced VLSI CAD Lecture 4 DC and Transient Responses, Circuit Delays Zhuo Feng 4.1 Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 15: March 15, 2018 Euler Paths, Energy Basics and Optimization Midterm! Midterm " Mean: 89.7 " Standard Dev: 8.12 2 Lecture Outline! Euler
More informationInterconnect (2) Buffering Techniques. Logical Effort
Interconnect (2) Buffering Techniques. Logical Effort Lecture 14 18322 Fall 2002 Textbook: [Sections 4.2.1, 8.2.3] A few announcements! M1 is almost over: The checkoff is due today (by 9:30PM) Students
More informationEE115C Digital Electronic Circuits Homework #3
Electrical Engineering Department Spring 1 EE115C Digital Electronic Circuits Homework #3 Due Thursday, April, 6pm @ 56147E EIV Solution Problem 1 VTC and Inverter Analysis Figure 1a shows a standard
More informationLecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS
Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS Outline NMOS inverter with resistor pullup The inverter NMOS inverter with currentsource pullup Complementary MOS (CMOS) inverter Static analysis
More informationDC and Transient. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.
DC and Transient Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575604 yrpeng@uark.edu Pass Transistors We have assumed source is
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 16 CMOS Combinational Circuits  2 guntzel@inf.ufsc.br
More informationVLSI Design I; A. Milenkovic 1
ourse dministration PE/EE 47, PE 57 VLI esign I L6: tatic MO Logic epartment of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic ( www. ece.uah.edu/~milenka )
More informationVLSI Design I; A. Milenkovic 1
PE/EE 47, PE 57 VLI esign I L6: tatic MO Logic epartment of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic ( www. ece.uah.edu/~milenka ) www. ece.uah.edu/~milenka/cpe573f
More informationLecture 4: DC & Transient Response
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response David Harris Harvey Mudd College Spring 004 Outline DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Slide
More informationInterconnect (2) Buffering Techniques.Transmission Lines. Lecture Fall 2003
Interconnect (2) Buffering Techniques.Transmission Lines Lecture 12 18322 Fall 2003 A few announcements Partners Lab Due Times Midterm 1 is nearly here Date: 10/14/02, time: 3:004:20PM, place: in class
More informationLecture 14  Digital Circuits (III) CMOS. April 1, 2003
6.12  Microelectronic Devices and Circuits  Spring 23 Lecture 141 Lecture 14  Digital Circuits (III) CMOS April 1, 23 Contents: 1. Complementary MOS (CMOS) inverter: introduction 2. CMOS inverter:
More informationDigital Microelectronic Circuits ( )
Digital Microelectronic ircuits (36113021 ) Presented by: Dr. Alex Fish Lecture 5: Parasitic apacitance and Driving a Load 1 Motivation Thus far, we have learned how to model our essential building block,
More informationDigital Integrated Circuits
Digital Integrated ircuits YuZhuo Fu contact:fuyuzhuo@ic.sjtu.edu.cn Office location:47 room WeiDianZi building,no 800 Donghuan road,minhang amus Introduction Digital I 3.MOS Inverter Introduction Digital
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More information4.10 The CMOS Digital Logic Inverter
11/11/2004 section 4_10 The CMOS Digital Inverter blank.doc 1/1 4.10 The CMOS Digital Logic Inverter Reading Assignment: pp. 336346 Complementary MOSFET (CMOS) is the predominant technology for constructing
More informationEEC 118 Lecture #5: CMOS Inverter AC Characteristics. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 8 Lecture #5: CMOS Inverter AC Characteristics Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Acknowledgments Slides due to Rajit Manohar from ECE 547 Advanced
More informationCMOS logic gates. João Canas Ferreira. March University of Porto Faculty of Engineering
CMOS logic gates João Canas Ferreira University of Porto Faculty of Engineering March 2016 Topics 1 General structure 2 General properties 3 Cell layout João Canas Ferreira (FEUP) CMOS logic gates March
More informationEEC 116 Lecture #3: CMOS Inverters MOS Scaling. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 116 Lecture #3: CMOS Inverters MOS Scaling Rajeevan Amirtharajah University of California, Davis Jeff Parhurst Intel Corporation Outline Review: Inverter Transfer Characteristics Lecture 3: Noise Margins,
More informationLecture 12 Circuits numériques (II)
Lecture 12 Circuits numériques (II) Circuits inverseurs MOS Outline NMOS inverter with resistor pullup The inverter NMOS inverter with currentsource pullup Complementary MOS (CMOS) inverter Static analysis
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationPower Dissipation. Where Does Power Go in CMOS?
Power Dissipation [Adapted from Chapter 5 of Digital Integrated Circuits, 2003, J. Rabaey et al.] Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit
More information5. CMOS Gate Characteristics CS755
5. CMOS Gate Characteristics Last module: CMOS Transistor theory This module: DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Transistor ehavior 1) If the width of a transistor
More informationImportant! EE141 Fall 2002 Lecture 5. CMOS Inverter MOS Transistor Model
 Fall 00 Lecture 5 CMO Inverter MO Transistor Model Important! Lab 3 this week You must show up in one of the lab sessions this week If you don t show up you will be dropped from the class» Unless you
More informationCMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic [dapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey,. Chandrakasan,. Nikolic] Sp11 CMPEN 411
More informationVLSI Design I; A. Milenkovic 1
ourse dministration PE/EE 47, PE 57 VLI esign I L6: omplementary MO Logic Gates epartment of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka
More informationCOMBINATIONAL LOGIC. Combinational Logic
COMINTIONL LOGIC Overview Static CMOS Conventional Static CMOS Logic Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic CMOS Logic Domino npcmos Combinational vs. Sequential Logic In Logic
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 10: February 16, 2016 MOS Inverter: Dynamic Characteristics Lecture Outline! Review: Symmetric CMOS Inverter Design! Inverter Power! Dynamic
More informationEE 466/586 VLSI Design. Partha Pande School of EECS Washington State University
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 9 Propagation delay Power and delay Tradeoffs Follow board notes Propagation Delay Switching Time
More informationSpiral 2 7. Capacitance, Delay and Sizing. Mark Redekopp
27.1 Spiral 2 7 Capacitance, Delay and Sizing Mark Redekopp 27.2 Learning Outcomes I understand the sources of capacitance in CMOS circuits I understand how delay scales with resistance, capacitance
More informationLecture 12 CMOS Delay & Transient Response
EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 12 CMOS Delay & Transient Response Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationStep 1. Finding V M. Goal: Þnd V M = input voltage for the output = V M both transistors are saturated at V IN = V M since
Step 1. Finding V M Goal: Þnd V M = input voltage for the output = V M both transistors are saturated at V IN = V M since V DSn = V M  0 > V M  V Tn V SDp = V DD  V M = (V DD  V M ) V Tp Equate drain
More informationMOS Transistor IV Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor IV Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationLecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: CMOS Inverter: Visual VTC. Review: CMOS Inverter: Visual VTC
ESE 570: Digital Integrated Circuits and LSI Fundamentals Lec 0: February 4, 207 MOS Inverter: Dynamic Characteristics Lecture Outline! Review: Symmetric CMOS Inverter Design! Inverter Power! Dynamic Characteristics
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 13 The CMOS Inverter: dynamic behavior (delay) guntzel@inf.ufsc.br
More informationEEC 116 Lecture #5: CMOS Logic. Rajeevan Amirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation
EEC 116 Lecture #5: CMOS Logic Rajeevan mirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation nnouncements Quiz 1 today! Lab 2 reports due this week Lab 3 this week HW
More informationand V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )
ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationCMOS Logic Gates. University of Connecticut 181
CMOS Logic Gates University of Connecticut 181 Basic CMOS Inverter Operation V IN P O N O pchannel enhancementtype MOSFET; V T < 0 nchannel enhancementtype MOSFET; V T > 0 If V IN 0, N O is cut off and
More informationCPE/EE 427, CPE 527 VLSI Design I Delay Estimation. Department of Electrical and Computer Engineering University of Alabama in Huntsville
CPE/EE 47, CPE 57 VLSI Design I Delay Estimation Department of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka ) Review: CMOS Circuit
More informationCMPEN 411 VLSI Digital Circuits Spring 2012
CMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 09: Resistance & Inverter Dynamic View [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic]
More informationDigital Integrated Circuits A Design Perspective
Designing ombinational Logic ircuits dapted from hapter 6 of Digital Integrated ircuits Design Perspective Jan M. Rabaey et al. opyright 2003 Prentice Hall/Pearson 1 ombinational vs. Sequential Logic In
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date  Apr 18, 011 Duration:.5 hrs ECE334 Digital Electronics Lecturer  D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationVLSI GATE LEVEL DESIGN UNIT  III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI UNIT  III GATE LEVEL DESIGN P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents GATE LEVEL DESIGN : Logic Gates and Other complex gates, Switch logic, Alternate gate circuits, Time Delays, Driving large
More information