# Chapter 13 Small-Signal Modeling and Linear Amplification

Save this PDF as:

Size: px
Start display at page:

## Transcription

1 Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1

2 Chapter Goals Understanding of concepts related to: Transistors as linear amplifiers dc and ac equivalent circuits Use of coupling and bypass capacitors and inductors to modify dc and ac equivalent circuits Concept of small-signal voltages and currents Small-signal models for diodes and transistors Identification of common-source and common-emitter amplifiers Amplifier characteristics such as voltage gain, input and output resistances, and linear signal range Rule-of-thumb estimates for the voltage gain of common-emitter and common-source amplifiers. 1/4/12 Chap 13-2

3 Introduction to Amplifiers Amplifiers usually use electronic devices operating in the Active Region A BJT is used as an amplifier when biased in the forward-active region The FET can be used as amplifier if operated in the pinch-off or saturation region In these regions, transistors can provide high voltage, current and power gains Bias is provided to stabilize the operating point (the Q-Point) in the desired region of operation Q-point also determines Small-signal parameters of transistor Voltage gain, input resistance, output resistance Maximum input and output signal amplitudes Power consumption 1/4/12 Chap 13-3

4 Transistor Amplifiers BJT Amplifier Concept The BJT is biased in the active region by dc voltage source V BE. Q-point is set at (I C, V CE ) = (1.5 ma, 5 V) with I B = 15 µa (β F = 100) Total base-emitter voltage is: v BE = V BE + v be Collector-emitter voltage is: v CE = 10 i C R C This is the load line equation. 1/4/12 Chap 13-4

5 Transistor Amplifiers BJT Amplifier (cont.) If changes in operating currents and voltages are small enough, then i C and v CE waveforms are undistorted replicas of the input signal. A small voltage change at the base causes a large voltage change at collector. Voltage gain is given by: 8 mv peak change in v BE gives 5 µa change in i B and 0.5 ma change in i C. 0.5 ma change in i C produces a 1.65 V change in v CE. A v = V ce V be = o o = o = 206 Minus sign indicates 180 o phase shift between th einput and output signals. 1/4/12 Chap 13-5

6 Transistor Amplifiers MOSFET Amplifier Concept A v = V ds V gs A v = 4 180o 1 0 o A v = 4.00 MOSFET is biased in active region by dc voltage source V GS. Q-point is set at (I D, V DS ) = (1.56 ma, 4.8 V) with V GS = 3.5 V Total gate-source voltage is: v GS = V GS + v gs 1 V p-p change in v GS yields 1.25 ma p-p change in i D and a 4 V p-p change in v DS 1/4/12 Chap 13-6

7 Transistor Amplifiers Coupling and Bypass Capacitors Capacitors are designed to provide negligible impedance at frequencies of interest and provide open circuits at dc. ac coupling through capacitors is used to inject ac input signal and extract output signal without disturbing Q-point C 1 and C 2 are low impedance coupling capacitors or dc blocking capacitors whose reactance at the signal frequency is designed to be negligible. C 3 is a bypass capacitor that provides a low impedance path for ac current from emitter to ground, thereby removing R E (required for good Q-point stability) from the circuit when ac signals are considered. 1/9/12 Chap 13-7

8 Transistor Amplifiers dc and ac Analysis Two Step Analysis dc analysis: Find dc equivalent circuit by replacing all capacitors by open circuits and inductors by short circuits. Find Q-point from dc equivalent circuit by using appropriate largesignal transistor model. ac analysis: Find ac equivalent circuit by replacing all capacitors by short circuits, inductors by open circuits, dc voltage sources by ground connections and dc current sources by open circuits. Replace transistor by its small-signal model Use small-signal ac equivalent to analyze ac characteristics of amplifier. Combine end results of dc and ac analysis to yield total voltages and currents in the network. 1/9/12 Chap 13-8

9 Transistor Amplifiers dc Equivalent Circuit for BJT Amplifier All capacitors in the original amplifier circuit are replaced by open circuits, disconnecting v I, R I, and R 3 from circuit. 1/9/12 Chap 13-9

10 Transistor Amplifiers ac Equivalent Circuit for BJT Amplifier Capacitors are replaced by short circuits 1/9/12 Chap 13-10

11 Transistor Amplifiers dc and ac Equivalents for a MOSFET Amplifier Full circuit dc equivalent ac equivalent Simplified ac equivalent 01/10/12 Chap 13-11

12 Small-Signal Operation Diode Small-Signal Model The slope of the diode characteristic at the Q-point is called the diode conductance and is given by: Diode resistance is given by: r d = 1 g d 01/10/12 Chap 13-12

13 Small-Signal Operation Diode Small-Signal Model (cont.) g d is small but non-zero for I D = 0 because slope of diode equation is nonzero at the origin. At the origin, the diode conductance and resistance are given by: g d = I S V T and r d = V T I S 01/10/12 Chap 13-13

14 Small-Signal Operation Definition of a Small-Signal Now let s determine the largest magnitude of v d that represents a small signal. V T i D = I S exp v D 1 V T I D +i d = I S exp V D 1 +I S exp v D V T I D +i d = I S exp V +v D d 1 v d V T Subtracting I D from both sides of the equation, i d =(I D + I S ) v d + V 1 T 2 2 v d V T v d V T V T v 2 d V T v 3 d V T For i d to be a linear function of signal voltage v d, v d << 2V T = 0.05 V or v d 5 mv. Thus v d 5 mv represents the requirement for small-signal (linear) operation of the diode i d =(I D + I S ) v d = g v i d d D = I D + g d v d V T 01/10/12 Chap 13-14

15 Small-Signal Operation BJT Small-Signal Model (The Hybrid-Pi Model) The bipolar transistor is assumed to be operating in the Forward-Active Region: i C I S exp v BE 1+ v CE and i B i C V T V A Using a two-port y-parameter network: i c = g m v be + g o v ce i b = g π v be + g r v ce The port variables can represent either time-varying part of total voltages and currents or small changes in them away from Q-point values. β F ( V CE V BE ) 01/10/12 Chap 13-15

16 Small-Signal Operation BJT Small-Signal Model (The Hybrid-Pi Model) i c = g m v be + g o v ce i b = g π v be + g r v ce i C I S exp v BE 1+ v CE i B i C β F V T V A β o is called the small-signal commonemitter current gain of the BJT. g m = i c = i C = I C v be v v ce=0 BE V Q-point T v be g o = i c v ce v be=0 g π = i b v be v ce=0 g r = i b v ce v be=0 v BE = i C v CE Q-point = i B v BE Q-point = i B v CE Q-point V T I C = V A +V T = I C β o V T = 0 01/10/12 Chap 13-16

17 BJT Small-Signal Operation Current Gain & Intrinsic Voltage Gain Intrinsic voltage gain is defined by: β o = g m r π = β F 1 β 1 I F C β F i C Q point β o > β F for i C < I M, and β o < β F for i C > I M. However, for simplicity β F and β o will be assumed to be equal µ f = g m r o = I C V T For V CE << V A µ f V A V T V A +V CE I C 40V A = V A +V CE V T µ f represents the maximum voltage gain an individual BJT can provide and does not change with operating point. 01/10/12 Chap 13-17

18 Small-Signal Operation BJT Hybrid-Pi Model - Summary Transconductance: g m = I C V T 40I C Input resistance: The hybrid-pi small-signal model is the intrinsic representation of the BJT. Small-signal parameters are controlled by the Q-point and are independent of geometry of the BJT r π = β o V T I C Output resistance: r o = V A +V CE I C = β o g m V A I C or β o = g m r π 01/10/12 Chap 13-18

19 BJT Small-Signal Operation Equivalent Forms of Small-Signal Model Voltage-controlled current source g mv be can be transformed into current-controlled current source, v be = i b r π g m v be = g m i b r π = β o i b i c = β o i b + v ce r o β o i b Basic relationship i c = βi b is useful in both dc and ac analysis when the BJT is in the forward-active region. 01/10/12 Chap 13-19

20 BJT Small-Signal Operation Small-Signal Definition i C = I S exp v BE = I S exp V BE + v be i C = I C + i c = I S exp V BE exp v be = I C exp v be V T I C + i c = I C 1+ v be + 1 V T 2 v be V T V T v i c = I be C v be + 1 v be V T 2 V T 6 V T 3 v be V T For linearity, i c should be proportional to v be with v be << 2V T or v be V. i C I C 1+ v be v = I C + I be C The change in i c that corresponds to small-signal operation is: V T V T i c I C = v be V T 0.005V 0.025V = V T V T = I C + g m v be V T 01/12/12 Chap 13-20

21 BJT Small-Signal Operation Small-Signal Model for pnp Transistor For the pnp transistor Signal current injected into base causes decrease in total collector current which is equivalent to increase in signal current entering collector. So the small-signal models for the npn and pnp devices are identical! 01/12/12 Chap 13-21

22 Common-Emitter Amplifiers Small-Signal Analysis - ac Equivalent Circuit ac equivalent circuit is constructed by assuming that all capacitances have zero impedance at signal frequency and dc voltage sources are ac ground. Assume that Q-point is already known. 01/12/12 Chap 13-22

23 Common-Emitter Amplifiers Small-Signal Equivalent Circuit Input voltage is applied to the base terminal Output signal appears at collector terminal Emitter is common to both input and output signals Thus circuit is termed a Common-Emitter (C-E) Amplifier. The terminal gain of the C-E amplifier is the gain from the base terminal to the collector terminal A vt CE = v c v b = g m R L R L = r o R C R 3 01/12/12 Chap 13-23

24 Common-Emitter Amplifiers Input Resistance and Signal Source Gain (β o +1)R E Define R ib as the input resistance looking into the base of the transistor: R ib = v b i b = r π The input resistance presented to v i is: R in = R I + R B R ib = R I + R B r π The signal source voltage gain is: A v CE = v o v i = v o v b v b v i = A vt CE R B r π R I + R B r π 01/12/12 Chap 13-24

25 Common-Emitter Amplifiers Rule of Thumb Design Estimate A CE CE R v = A B r π CE vt A vt R I + R B r π A CE vt = g m R L R L = r o R C R 3 Typically: r o >> R C and R 3 >> R C A v CE g m R C = 40I C R C I C R C represents the voltage dropped across collector resistor R C A typical design point is I C R C = V CC 3 A v CE 40 V CC 3 =13.3V CC To help account for all the approximations and have a number that is easy to remember, our "rule-of-thumb" estimate for the voltage gain becomes A v CE 10V CC 01/13/12 Chap 13-25

26 Common-Emitter Amplifiers Voltage Gain Example Problem: Calculate voltage gain, input resistance and maximum input signal level for a common-emitter amplifier with a specified Q-point Given data: β F = 100, V A = 75 V, Q-point is (0.245 ma, 3.39 V) Assumptions: Transistor is in active region, β O = β F. Signals are low enough to be considered small signals. Room temperature. Analysis: g m = 40I C = mA r o = V A +V CE I C = ( ) = 9.80 ms r π = β o = 100 =10.2 kω g m 9.8mS 75V V 0.245mA = 320 kω R B = R 1 R 2 =160kΩ 300kΩ =104 kω R L = r o R C R L = 320kΩ 22kΩ 100kΩ =17.1 kω R B r π =104kΩ 10.2kΩ = 9.29 kω 7/20/10 Chap 13-26

27 Common-Emitter Amplifiers Voltage Gain Example (cont.) Analysis (cont): R A v = g m R B r π L R I + R B R in = R I + R B r π r π =10.3 kω = 9.8mS 17.1kΩ ( ) 9.29kΩ = kΩ+ 9.29kΩ R v be = v B r π i R I + R B r v be 0.005V v i 5mV 10.3kΩ = 5.54 mv π 9.29kΩ ( ) = 151 Check the rule-of-thumb estimate: A v CE ( ) = 120 (ballpark estimate) ( ) = V What is the maximum amplitude of the output signal: v o 5.54mV 151 1/13/12 Chap 13-27

28 Common-Emitter Amplifiers Voltage Gain Example (cont.) Simulation Results: The graph below presents the output voltage for an input voltage that is a 5-mV, 10-kHz sine wave. Note that although the sine wave at first looks good, the positive and negative peak amplitudes are different indicating the presence of distortion. The input is near our small-signal limit for linear operation. 1/13/12 Chap 13-28

29 Common-Emitter Amplifiers Dual Supply Operation - Example Analysis: To find the Q-point, the dc equivalent circuit is constructed I B +V BE +(β F +1)I B ( )= 5 I B =3.71 µa I C =65I B =241 µa Problem: Find voltage gain, input and output resistances for the circuit above Given data: β F = 65, V A = 50 V Assumptions: Active-region operation, V BE = 0.7 V, small signal operating conditions. I E =66I B =245 µa I C V CE ( )I E ( 5)=0 V CE =3.67 V 1/28/12 Chap 13-29

30 Common-Emitter Amplifiers Dual Supply Operation - Example (cont.) Next we construct the ac equivalent and simplify it kω R in = R B r π =6.31 kω R out = R C r o = 9.57 kω ( ) A v CE = v o v i = g m R out R 3 R in = 84.0 R I + R in Gain Estimate: A CE v 10( V CC +V EE ) = 100 1/28/12 Chap 13-30

31 Small-Signal Operation MOSFET Small-Signal Model g π = i g v gs vds =0 g r = i g v ds v ds =0 = i G v GS Q-point = i G v DS Q-point Using a two-port y-parameter network, i d g m = vgs vds=0 i D = vgs Q-point i g = g π v gs + g r v ds i d = g m v gs + g o v ds The port variables can represent either time-varying part of total voltages and currents or small changes in them away from Q-point values. g o = i d v ds v ds =0 I G = 0 = i D v DS Q-point I D = K n ( 2 V V GS TN ) 2 ( 1+ λv DS ) 1/17/12 Chap 13-31

32 Small-Signal Operation MOSFET Small-Signal Model (cont.) I G = 0 I D = K n ( 2 V V GS TN ) 2 ( 1+ λv DS ) g π = i G v GS Q-point g r = i G v DS Q-point = 0 = 0 i g = g π v gs + g r v ds i d = g m v gs + g o v ds g m = i D v GS Q-point g o = i D v DS Q-point = K n ( 2 V V GS TN )( 1+ λv DS ) = = λ K n ( 2 V GS V TN ) 2 = λi D = 1+ λv DS 2I D V GS V TN I D 1 λ +V DS 1/17/12 Chap 13-32

33 Small-Signal Operation MOSFET Small-Signal Model - Summary Transconductance: g m = 2I D = 2K n I D V GS V TN Since gate is insulated from channel by gate-oxide input resistance of transistor is infinite. Small-signal parameters are controlled by the Q-point. For the same operating point, MOSFET has lower transconductance and an output resistance that is similar to the BJT. Output resistance: r o = 1 g o = 1+λV DS λi D 1 λi D Amplification factor for λv DS <<1: µ f =g m r o = 1+λV DS λi D 1 λ 2K n I D 1/17/12 Chap 13-33

34 MOSFET Small-Signal Operation Small-Signal Definition Assume λv DS <<1. Then i D K n ( 2 v V GS TN ) 2 for v DS v GS V TN For v GS = V GS + v gs, i D = I D +i d = K n 2 2 ( ) + v gs ( v GS V TN ) 2 + 2v gs V GS V TN 2 ( ) + v gs i d = K n 2 2v gs V GS V TN For linearity, i d should be proportional to v gs and we require v 2 gs << 2v gs V GS V TN or v gs << 2( V GS V TN ) v gs 0.2( V GS V TN ) ( ) Since the MOSFET can be biased with (V GS - V TN ) equal to several volts, it can handle much larger values of v gs than corresponding the values of v be for the BJT. The change in drain current that corresponds to small-signal operation is: i d = g m 2 v gs I D I D V GS V TN ( ) 0.2 V GS V TN i d 0.4 I D 1/17/12 Chap 13-34

35 MOSFET Small-Signal Operation Body Effect in Four-terminal MOSFETs Drain current depends on threshold voltage which in turn depends on v SB. Back-gate transconductance is: g mb = i D = i D v BS v Q-point SB Q-point i D g mb = VTN V TN v SB Q-point = ( g m η)=g m η 0 < η < 3 is called the back-gate transconductance parameter. The bulk terminal is a reverse-biased diode. Hence, no conductance from the bulk terminal to other terminals. 01/18/12 Chap 13-35

36 MOSFET Small-Signal Operation Small-Signal Model for PMOS Transistor For a PMOS transistor v SG = V GG v gg i D = I D i d Positive signal voltage v gg reduces sourcegate voltage of the PMOS transistor causing decrease in total current exiting the drain, equivalent to an increase in the signal current entering the drain. The NMOS and PMOS small-signal models are the same! 01/18/12 Chap 13-36

37 Common-Source Amplifiers Small-Signal Analysis - ac Equivalent Circuit ac equivalent circuit is constructed by assuming that all capacitances have zero impedance at signal frequency and dc voltage sources are ac ground. 01/19/12 Chap 13-37

38 Common-Source Amplifiers Small-Signal Equivalent Circuit Input voltage is applied to the gate terminal Output signal appears at the drain terminal Source is common to both input and output signals Thus circuit is termed a Common-Source (C-S) Amplifier. The terminal gain of the C-S amplifier is the gain from the gate terminal to the drain terminal A vt CE = v d v g = g m R L R L = r o R D R 3 01/19/12 Chap 13-38

39 Common-Source Amplifiers Input Resistance and Signal-Source Gain Define R ig as the input resistance looking into the base of the transistor. R vg ig = = R G ii R in is the resistance presented to v i. R in = R I + R G The signal source voltage gain is: A v CS = v o v i = v o v g v g v i CS = A vt A CS R v = g m R G L R I + R G R G R I + R G 01/12/12 Chap 13-39

40 Common-Source Amplifiers Rule of Thumb Design Estimate R A CS v = g m R G L A vt R I + R G CS A CS vt = g m R L R L = r o R D R 3 I Typically: r o >> R D and R 3 >> R D A CS v g m R D = D R D V GS V TN 2 I D R D represents the voltage dropped across drain resistor R D A typical design point is I D R D = V DD 2 with V GS V TN =1 V A v CS V DD Our rule-of-thumb estimate for the C-S amplifier: the voltage gain equals the power supply voltage. Note that this is 10 times smaller than that for the BJT! 01/19/12 Chap 13-40

41 Common-Source Amplifiers Voltage Gain Example Problem: Calculate voltage gain, input resistance and maximum input signal level for a common-source amplifier with a specified Q-point Given data: Κ n = 0.50 ma/v 2, V TN = 1 V, λ = V -1, Q-point is (0.241 ma, 3.81 V) Assumptions: Transistor is in the active region. Signals are low enough to be considered small signals. Analysis: g m = 2K n I D ( 1+ λv DS ) = ms r o = λ 1 +V DS I D = 328 kω R G = R 1 R 2 = 892 kω R L = r o R D R 3 =17.1 kω 1/25/12 Chap 13-41

42 Common-Source Amplifiers Voltage Gain Example (cont.) g m = ms r o = 328 kω R G = 892 kω R L =17.1 kω R A CS v = g m R G 892kΩ L = 0.503mS ( 17.1kΩ) = R I + R G 1kΩ+892kΩ R R in = R I + R G = 893 kω v gs = v G R i v G i 0.2 V GS V TN R I + R G R I + R G V GS V TN 2I D K n = V v i V ( ) 893kΩ ( ) = 8.59 ( ) = V 892kΩ Check the rule-of-thumb estimate: A v CS V DD = 12 V (ballpark estimate) 1/25/12 Chap 13-42

43 Common-Source Amplifiers Voltage Gain Example (cont.) Simulation Results: The graph below presents the output voltage for an input voltage that is a 0.15-V, 10-kHz sine wave. The expected output voltage amplitude is vo = 8.59(0.15) = 1.29 V. Note that although the sine wave at first looks good, the positive and negative peak amplitudes are different indicating the presence of distortion, and the amplitude is actually larger than expected. The input is near our small-signal limit for linear operation. 1/25/12 Chap 13-43

44 C-E and C-S Amplifiers Output Resistance 01/19/12 Chap 13-44

45 C-E and C-S Amplifiers Output Resistance (cont.) Apply test source v x and find i x (with v i = 0) v be = 0 g m v be = 0 R out = v x i x = R C r o R out R C for r o >> R C v gs = 0 g m v gs = 0 R out = v x i x = R D r o R out R D for r o >> R D For comparable bias points, output resistances of C-S and C-E amplifiers are similar. 01/19/12 Chap 13-45

46 JFET Small-Signal Operation Small-Signal Model g g = 1 r g = i G v GS Q-point = I G + I SG V T 0 for I G = 0 i D = I DSS 1 v GS V P for v DS v GS V P i G = I SG exp v GS 1 V T 2 ( 1+ λv DS ) g m = i D = v GS Q-point g o = 1 r o = i D v DS Q-point 2I D 2 I DSS V 2 GS V P V GS V P V P = I D 1 λ +V DS ( ) 01/18/12 Microelectronic Circuit Design Chap 13-46

47 JFET Small-Signal Operation Small-Signal Model (cont.) For small-signal operation, the input signal limit is: v gs <0.2( V GS V P ) Since JFET is normally operated with gate junction reverse-biased, I G = I SG r g = The amplification factor is given by: 1 µ f = g m r o = 2 λ +V DS 2 V GS V λv P P I DSS I D 01/18/12 Microelectronic Circuit Design Chap 13-47

48 Common-Source Amplifiers JFET Example Analysis: Dc equivalent circuit is constructed. Ι G = 0, Ι S = Ι D. V GS = 2000I D V GS = ( )( )1 V GS ( 1) Choose V GS less negative than V P. 2 Problem: Find voltage gain, input and output resistances. Given data: Ι DSS = 1 ma, V P = -1V, λ = 0.02 V -1 Assumptions: Pinch-off region of operation. V GS = 0.5 V I D = ma 12= 27,000I D +V DS +2000I S V DS = 4.75V 1/28/12 Microelectronic Circuit Design Chap 13-48

49 Common-Source Amplifier JFET Example (cont.) Next we construct the ac equivalent and simplify it. 1/28/12 Microelectronic Circuit Design Chap 13-49

50 BJT and FET Small-Signal Model Summary 01/18/12 Chap 13-50

51 Common-Emitter/Common-Source Amplifiers Summary 1/25/11 Chap 13-51

52 Amplifier Power Dissipation Static power dissipation in amplifiers is found from their dc equivalent circuits. (a) Total power dissipated in the C-B and E-B junctions is: P D = V CE I C + V BE I B Total power supplied is: P S = V CC I C + V EE I E where V CE = V CB + V BE (b) Total power dissipated in the transistor is: P D = V DS I D + V GS I G = V DS I D Total power supplied is: P S = V DD I D +V DD2 /(R 1 +R 2 ) 1/28/12 Chap 13-52

53 Amplifier Signal Range v CE = V CE V m sinωt where V m is the output signal. Active region operation requires v CE v BE So: V m V CE V BE Also: v Rc ( t) = I C R C V m sinωt 0 ( ) V m min I C R C, V CE V BE Similarly for MOSFETs and JFETs: V M min I D R D,(V DS (V GS V TN )) V M min I D R D,(V DS (V GS V P )) 1/28/12 Chap 13-53

54 End of Chapter 13 1/28/12 Chap 13-54

### Biasing the CE Amplifier

Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th

### Chapter 4 Field-Effect Transistors

Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation

### EE105 Fall 2014 Microelectronic Devices and Circuits

EE05 Fall 204 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Terminal Gain and I/O Resistances of BJT Amplifiers Emitter (CE) Collector (CC) Base (CB)

### Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)

### CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012

1 CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN Hà Nội, 9/24/2012 Chapter 3: MOSFET 2 Introduction Classifications JFET D-FET (Depletion MOS) MOSFET (Enhancement E-FET) DC biasing Small signal

### Chapter 5. BJT AC Analysis

Chapter 5. Outline: The r e transistor model CB, CE & CC AC analysis through r e model common-emitter fixed-bias voltage-divider bias emitter-bias & emitter-follower common-base configuration Transistor

### CHAPTER.4: Transistor at low frequencies

CHAPTER.4: Transistor at low frequencies Introduction Amplification in the AC domain BJT transistor modeling The re Transistor Model The Hybrid equivalent Model Introduction There are three models commonly

### ESE319 Introduction to Microelectronics. Output Stages

Output Stages Power amplifier classification Class A amplifier circuits Class A Power conversion efficiency Class B amplifier circuits Class B Power conversion efficiency Class AB amplifier circuits Class

### DEPARTMENT OF ECE UNIT VII BIASING & STABILIZATION AMPLIFIER:

UNIT VII IASING & STAILIZATION AMPLIFIE: - A circuit that increases the amplitude of given signal is an amplifier - Small ac signal applied to an amplifier is obtained as large a.c. signal of same frequency

### ECE 342 Electronic Circuits. 3. MOS Transistors

ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to

### Mod. Sim. Dyn. Sys. Amplifiers page 1

AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance

### Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

Chapter Text # Inside back cover: Triode region equation should not be squared! i D = K n v GS "V TN " v & DS % ( v DS \$ 2 ' Page 49, first exercise, second answer: -1.35 x 10 6 cm/s Page 58, last exercise,

### Forward-Active Terminal Currents

Forward-Active Terminal Currents Collector current: (electron diffusion current density) x (emitter area) diff J n AE qd n n po A E V E V th ------------------------------ e W (why minus sign? is by def.

### DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59

Contents Three States of Operation BJT DC Analysis Fixed-Bias Circuit Emitter-Stabilized Bias Circuit Voltage Divider Bias Circuit DC Bias with Voltage Feedback Various Dierent Bias Circuits pnp Transistors

### At point G V = = = = = = RB B B. IN RB f

Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F

### figure shows a pnp transistor biased to operate in the active mode

Lecture 10b EE-215 Electronic Devices and Circuits Asst Prof Muhammad Anis Chaudhary BJT: Device Structure and Physical Operation The pnp Transistor figure shows a pnp transistor biased to operate in the

### 6.012 MICROELECTRONIC DEVICES AND CIRCUITS

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Electrical Engineering and Computer Science 6.012 MICROELECTRONIC DEVICES AND CIRCUITS Answers to Exam 2 Spring 2008 Problem 1: Graded by Prof. Fonstad

### Chapter7. FET Biasing

Chapter7. J configurations Fixed biasing Self biasing & Common Gate Voltage divider MOS configurations Depletion-type Enhancement-type JFET: Fixed Biasing Example 7.1: As shown in the figure, it is the

### ECE-305: Fall 2017 MOS Capacitors and Transistors

ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue

### ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

### Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,

### EE105 - Fall 2006 Microelectronic Devices and Circuits

EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM

### EE 321 Analog Electronics, Fall 2013 Homework #8 solution

EE 321 Analog Electronics, Fall 2013 Homework #8 solution 5.110. The following table summarizes some of the basic attributes of a number of BJTs of different types, operating as amplifiers under various

### Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed

### Chapter 2. - DC Biasing - BJTs

Chapter 2. - DC Biasing - BJTs Objectives To Understand : Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented

### ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)

ECE-342 Test 2 Solutions, Nov 4, 2008 6:00-8:00pm, Closed Book (one page of notes allowed) Please use the following physical constants in your calculations: Boltzmann s Constant: Electron Charge: Free

### 1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

/3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F

### The Common-Emitter Amplifier

c Copyright 2009. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The Common-Emitter Amplifier Basic Circuit Fig. shows the circuit diagram

### Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007

6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 29-1 Lecture 29 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 20, 2007 Contents: 1. Non-ideal and second-order

### Chapter 10 Instructor Notes

G. izzoni, Principles and Applications of lectrical ngineering Problem solutions, hapter 10 hapter 10 nstructor Notes hapter 10 introduces bipolar junction transistors. The material on transistors has

### Spring Semester 2012 Final Exam

Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters

### Integrated Circuits & Systems

Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated

### CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1

### Lecture 4: CMOS Transistor Theory

Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q

### VI. Transistor amplifiers: Biasing and Small Signal Model

VI. Transistor amplifiers: iasing and Small Signal Model 6.1 Introduction Transistor amplifiers utilizing JT or FET are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly.

### 4.4 The MOSFET as an Amp and Switch

10/31/004 section 4_4 The MSFET as an Amp and Switch blank 1/1 44 The MSFET as an Amp and Switch Reading Assignment: pp 70-80 Now we know how an enhancement MSFET works! Q: A: 1 H: The MSFET as an Amp

### Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University

Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C

### MOS Transistor Theory

CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS

### à FIELD EFFECT TRANSISTORS

Prof.M.G.Guvench à FIELD EFFECT TRANSISTORS ü FET: CONTENTS Principles of Operation Models: DC, S.S.A.C. and SPICE Applications: AC coupled S.S. Amplifiers ü FET: NAMES JFET Junction Field Effect Transistor

### Transistor amplifiers: Biasing and Small Signal Model

Transistor amplifiers: iasing and Small Signal Model Transistor amplifiers utilizing JT or FT are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly. Then, similar FT

### 7. DESIGN OF AC-COUPLED BJT AMPLIFIERS FOR MAXIMUM UNDISTORTED VOLTAGE SWING

à 7. DESIGN OF AC-COUPLED BJT AMPLIFIERS FOR MAXIMUM UNDISTORTED VOLTAGE SWING Figure. AC coupled common emitter amplifier circuit ü The DC Load Line V CC = I CQ + V CEQ + R E I EQ I EQ = I CQ + I BQ I

### EE 330 Lecture 16. MOSFET Modeling CMOS Process Flow

EE 330 Lecture 16 MOSFET Modeling CMOS Process Flow Model Extensions 300 Id 250 200 150 100 50 300 0 0 1 2 3 4 5 Vds Existing Model 250 200 Id 150 100 50 Slope is not 0 0 0 1 2 3 4 Actual Device Vds Model

### EE 560 MOS TRANSISTOR THEORY PART 2. Kenneth R. Laker, University of Pennsylvania

1 EE 560 MOS TRANSISTOR THEORY PART nmos TRANSISTOR IN LINEAR REGION V S = 0 V G > V T0 channel SiO V D = small 4 C GC C BC substrate depletion region or bulk B p nmos TRANSISTOR AT EDGE OF SATURATION

### MOSFET: Introduction

E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major

### ELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling

ELEC 3908, Physical Electronics, Lecture 26 MOSFET Small Signal Modelling Lecture Outline MOSFET small signal behavior will be considered in the same way as for the diode and BJT Capacitances will be considered

### UNI-JUNCTION TRANSISTOR

UNI-JUNCTION TRANSISTOR The UJT as the name implies, is characterized by a single pn junction. It exhibits negative resistance characteristic that makes it useful in oscillator circuits. The symbol for

### EE5311- Digital IC Design

EE5311- Digital IC Design Module 1 - The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM

### EECS 141: FALL 05 MIDTERM 1

University of California College of Engineering Department of Electrical Engineering and Computer Sciences D. Markovic TuTh 11-1:3 Thursday, October 6, 6:3-8:pm EECS 141: FALL 5 MIDTERM 1 NAME Last SOLUTION

### Section 1: Common Emitter CE Amplifier Design

ECE 3274 BJT amplifier design CE, CE with Ref, and CC. Richard Cooper Section 1: CE amp Re completely bypassed (open Loop) Section 2: CE amp Re partially bypassed (gain controlled). Section 3: CC amp (open

### Semiconductor Physics fall 2012 problems

Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each

### Advanced Current Mirrors and Opamps

Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------

### E2.2 Analogue Electronics

E2.2 Analogue Electronics Instructor : Christos Papavassiliou Office, email : EE 915, c.papavas@imperial.ac.uk Lectures : Monday 2pm, room 408 (weeks 2-11) Thursday 3pm, room 509 (weeks 4-11) Problem,

### Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS

Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS Outline NMOS inverter with resistor pull-up The inverter NMOS inverter with current-source pull-up Complementary MOS (CMOS) inverter Static analysis

### CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS

CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS 5.1 The MOS capacitor 5.2 The enhancement-type N-MOS transistor 5.3 I-V characteristics of enhancement mode MOSFETS 5.4 The PMOS transistor and CMOS technology 5.5

### Semiconductor Physics Problems 2015

Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible

### FIELD-EFFECT TRANSISTORS

FIEL-EFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancement-type N-MOS transistor 3 I-V characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation

### Basics of Network Theory (Part-I)

Basics of Network Theory (PartI). A square waveform as shown in figure is applied across mh ideal inductor. The current through the inductor is a. wave of peak amplitude. V 0 0.5 t (m sec) [Gate 987: Marks]

### MOSFET and CMOS Gate. Copy Right by Wentai Liu

MOSFET and CMOS Gate CMOS Inverter DC Analysis - Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max

### Institute of Solid State Physics. Technische Universität Graz. Exam. Feb 2, 10:00-11:00 P2

Technische Universität Graz nstitute of Solid State Physics Exam Feb 2, 10:00-11:00 P2 Exam Four questions, two from the online list. Calculator is ok. No notes. Explain some concept: (tunnel contact,

### Microelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 -

6.012 - Microelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 - Posted on Stellar. Due net Wednesday. Qualitative description - MOS in thermal equilibrium

### CMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)

CMPEN 411 VLSI Digital Circuits Lecture 04: CMOS Inverter (static view) Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN

### IXBT24N170 IXBH24N170

High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor IXBT24N17 IXBH24N17 S 11 = 1 = 24A (sat) 2. TO-26 (IXBT) Symbol Test Conditions Maximum Ratings S = 25 C to 15 C 17 V V CGR = 25 C

### Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)

Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.) Outline 1. The saturation region 2. Backgate characteristics Reading Assignment: Howe and Sodini, Chapter 4, Section 4.4 6.012 Spring 2009 Lecture

### Lecture 6 Power Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010

EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng 6.1 Outline Power and Energy Dynamic Power Static Power 6.2 Power and Energy Power is drawn from a voltage source attached to the V DD

### CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis

### Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg

Errata 2 nd Ed. (5/22/2) Page Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg Page Errata 82 Line 4 after figure 3.2-3, CISW CJSW 88 Line between Eqs. (3.3-2)

### DC and Transient Responses (i.e. delay) (some comments on power too!)

DC and Transient Responses (i.e. delay) (some comments on power too!) Michael Niemier (Some slides based on lecture notes by David Harris) 1 Lecture 02 - CMOS Transistor Theory & the Effects of Scaling

### EKV MOS Transistor Modelling & RF Application

HP-RF MOS Modelling Workshop, Munich, February 15-16, 1999 EKV MOS Transistor Modelling & RF Application Matthias Bucher, Wladek Grabinski Electronics Laboratory (LEG) Swiss Federal Institute of Technology,

### PURPOSE: See suggested breadboard configuration on following page!

ECE4902 Lab 1 C2011 PURPOSE: Determining Capacitance with Risetime Measurement Reverse Biased Diode Junction Capacitance MOSFET Gate Capacitance Simulation: SPICE Parameter Extraction, Transient Analysis

### ACADAMIC CHAPTER OF SWECHA September- 2010

Swecha Documents SF-SAC/ ECE / II-II/LM/2010 /ver. 1.0 LABMANAUALS DEPARTMENT : ECE ELECTRONIC CIRCUITS ANALYSIS LABORATORY MANUAL ACADAMIC CHAPTER OF SWECHA September- 2010 INDEX S.NO NAME OF THE EXPERIMENT

### High-to-Low Propagation Delay t PHL

High-to-Low Propagation Delay t PHL V IN switches instantly from low to high. Driver transistor (n-channel) immediately switches from cutoff to saturation; the p-channel pull-up switches from triode to

### ) t 0(q+ t ) dt n t( t) dt ( rre i dq t 0 u = = t l C t) t) a i( ( q tric c le E

EE70 eview Electrical Current i ( t ) dq ( t ) dt t q ( t ) i ( t ) dt + t 0 q ( t 0 ) Circuit Elements An electrical circuit consists o circuit elements such as voltage sources, resistances, inductances

### Monolithic N-Channel JFET Dual

N9 Monolithic N-Channel JFET Dual V GS(off) (V) V (BR)GSS Min (V) g fs Min (ms) I G Max (pa) V GS V GS Max (mv). to. Monolithic Design High Slew Rate Low Offset/Drift Voltage Low Gate Leakage: pa Low Noise:

### CHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS

CHAPTER 4 SIGNA GENERATORS AND WAEFORM SHAPING CIRCUITS Chapter Outline 4. Basic Principles of Sinusoidal Oscillators 4. Op Amp RC Oscillators 4.3 C and Crystal Oscillators 4.4 Bistable Multivibrators

### Review - Differential Amplifier Basics Difference- and common-mode signals: v ID

6.012 Microelectronic Devices and Circuits Lecture 20 DiffAmp Anal. I: Metrics, Max. Gain Outline Announcements Announcements D.P.: No Early effect in large signal analysis; just LECs. Lec. 21 foils useful;

### Lecture 13 - Digital Circuits (II) MOS Inverter Circuits. March 20, 2003

6.012 Microelectronic Devices and Circuits Spring 2003 Lecture 131 Lecture 13 Digital Circuits (II) MOS Inverter Circuits March 20, 2003 Contents: 1. NMOS inverter with resistor pullup (cont.) 2. NMOS

### Active Circuits: Life gets interesting

Actie Circuits: Life gets interesting Actie cct elements operational amplifiers (P AMPS) and transistors Deices which can inject power into the cct External power supply normally comes from connection

### Transistors - a primer

ransistors - a primer What is a transistor? Solid-state triode - three-terminal device, with voltage (or current) at third terminal used to control current between other two terminals. wo types: bipolar

### 4.10 The CMOS Digital Logic Inverter

11/11/2004 section 4_10 The CMOS Digital Inverter blank.doc 1/1 4.10 The CMOS Digital Logic Inverter Reading Assignment: pp. 336346 Complementary MOSFET (CMOS) is the predominant technology for constructing

### AON V Common-Drain Dual N-Channel MOSFET

2V CommonDrain Dual NChannel MOSFET General Description Low R DS(ON) With ESD Protection to improve battery performance and safety Common drain configuration for design simplicity RoHS and HalogenFree

### Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop

### Lecture #23. Warning for HW Assignments and Exams: Make sure your writing is legible!! OUTLINE. Circuit models for the MOSFET

Lecture #23 arning for H Assignments and Exams: Make sure your writing is legible!! OUTLINE MOFET I s. V characteristic Circuit models for the MOFET resistie switch model small-signal model Reference Reading

### ECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter

ECE 438: Digital Integrated Circuits Assignment #4 The Inverter Text: Chapter 5, Digital Integrated Circuits 2 nd Ed, Rabaey 1) Consider the CMOS inverter circuit in Figure P1 with the following parameters.

### Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

### IXTK5N250 IXTX5N250 = 2500V = 5A < 8.8Ω. High Voltage Power MOSFET w/ Extended FBSOA. Advance Technical Information. R DS(on)

High Voltage Power MOSFET w/ Extended FBSOA N-Channel Enhancement Mode Avalanche Rated Guaranteed FBSOA Advance Technical Information IXTKN IXTXN S = V I D = A R DS(on)

### CCS050M12CM2 1.2kV, 50A Silicon Carbide Six-Pack (Three Phase) Module Z-FET TM MOSFET and Z-Rec TM Diode

CCS5M2CM2.2kV, 5A Silicon Carbide Six-Pack (Three Phase) Module Z-FET TM MOSFET and Z-Rec TM Diode Features Ultra Low Loss Zero Reverse Recovery Current Zero Turn-off Tail Current High-Frequency Operation

### Exact Analysis of a Common-Source MOSFET Amplifier

Exact Analysis of a Common-Source MOSFET Amplifier Consider the common-source MOSFET amplifier driven from signal source v s with Thévenin equivalent resistance R S and a load consisting of a parallel

### Chapter 13 Bipolar Junction Transistors

Chapter 3 ipolar Junction Transistors Goal. ipolar Junction Transistor Operation in amplifier circuits. 2. Load-line Analysis & Nonlinear Distortion. 3. Large-signal equialent circuits to analyze JT circuits.

### ECE 145A/218A Power Amplifier Design Lectures. Power Amplifier Design 1

Power Amplifiers; Part 1 Class A Device Limitations Large signal output match Define efficiency, power-added efficiency Class A operating conditions Thermal resistance We have studied the design of small-signal

### EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

EE 435 ecture 2: Basic Op Amp Design - Single Stage ow Gain Op Amps 1 Review from last lecture: How does an amplifier differ from an operational amplifier?? Op Amp Amplifier Amplifier used in open-loop

### Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation

Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation Text sec 1.2 pp. 28-32; sec 3.2 pp. 128-129 Current source Ideal goal Small signal model: Open

### Lecture 140 Simple Op Amps (2/11/02) Page 140-1

Lecture 40 Simple Op Amps (2//02) Page 40 LECTURE 40 SIMPLE OP AMPS (READING: TextGHLM 425434, 453454, AH 249253) INTRODUCTION The objective of this presentation is:.) Illustrate the analysis of BJT and

### Digital Integrated Circuits

Chapter 6 The CMOS Inverter 1 Contents Introduction (MOST models) 0, 1 st, 2 nd order The CMOS inverter : The static behavior: o DC transfer characteristics, o Short-circuit current The CMOS inverter :

### AO V Dual N-Channel MOSFET

AO688 V Dual NChannel MOSFET General Description The AO688 uses advanced trench technology to provide excellent R DS(ON), low gate charge and operation with gate voltages as low as.5v. This device is suitable

### Chapter 10 Feedback. PART C: Stability and Compensation

1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits

### The Miller Approximation

The Miller Approximation The exact analysis is not particularly helpful for gaining insight into the frequency response... consider the effect of C µ on the input only I t C µ V t g m V t R'out = r o r

### PRACTICE PROBLEMS FOR CMOS ANALOG CIRCUIT DESIGN, 2 ND EDITION

Practice Problems (5/27/07) Page PRACTICE PROBLEMS FOR CMOS ANALOG CIRCUIT DESIGN, 2 ND EDITION TECHNOLOGY Problem (044430E3P5) The following questions pertain to a standard npn BJT process. a.) Give the

### V DS I D (at V GS =10V) R DS(ON) (at V GS = 4.5V) 100% UIS Tested 100% R g Tested. Top View

4V Dual NChannel MOSFET General Description The AON64 uses advanced trench technology to provide excellent R DS(ON) with low gate charge. This is an all purpose device that is suitable for use in a wide