EE 330 Lecture 36. Digital Circuits. Transfer Characteristics of the Inverter Pair One device sizing strategy Multipleinput gates


 Dina Copeland
 4 years ago
 Views:
Transcription
1 EE 330 Lecture 36 Digital Circuits Transfer Characteristics of the Inverter Pair One device sizing strategy Multipleinput gates
2 Review from Last Time The basic logic gates It suffices to characterize the inverter of a logic family and then express the performance of other gates in that family in terms of the performance of the inverter. What characteristics are required and desirable for an inverter to form the basis for a useful logic family?
3 Review from Last Time Ask the inverter how it will interpret logic levels IN Inverter pair OUT L TRIP H When OUT =, H and L are stable operating points, TRIP is a quasistable operating point Observe: slope of IPTC is greater than 1 at TRIP and less than 1 at H and L
4 Review from Last Time Observation OUT When = for the inverter, OUT is also equal to. Thus the intersection point for = in the inverter transfer characteristics (ITC) is also an intersection point for OUT = in the inverterpair transfer characteristics (IPTC) 1 1 OUT 1 1 TRIP L TRIP H Implication: Inverter characteristics can be used directly to obtain TRIP
5 Review from Last Time Logic Family Characteristics What properties of an inverter are necessary for it to be useful for building a twolevel logic family? The inverterpair transfer characteristics must have three unique intersection points with the OUT = line What are the logic levels for a given inverter of for a given logic family? The two extreme intersection points of the inverterpair transfer characteristics with the OUT = line OUT 1 1 Can we legislate H and L for a logic family? No! What other properties of the inverter are desirable? L TRIP H Reasonable separation between H and L (enough separation so that noise does not cause circuit to interpret level incorrectly) TRIP + H 2 L (to provide adequate noise immunity and process insensitivity)
6 What are the transfer characteristics of the static CMOS inverter pair? OUT Consider first the inverter
7 M 2 M 1
8 M 2 M 1
9 Case 1 M 1 triode, M 2 cutoff W L 2 1 OUT I μ C D1 n OXn IN Tn OUT ID2 0 Equating I D1 and I D2 we obtain: 1 W L 2 1 OUT 0 μ C n OXn IN Tn OUT 1 It can be shown that setting the first product term to 0 will not verify, thus M 2 M 1 OUT 0 valid for: GS1 Tn DS1 GS1 Tn thus, valid for: IN Tn OUT IN Tn IN DD Tp GS2 Tp
10 Graphical Interpretation of these conditions: IN Tn OUT IN Tn IN DD Tp
11 Case 1 OUT 0 M 1 triode, M 2 cutoff IN Tn M 1 CO OUT IN Tn M 2 CO  Tp M 1 SAT M 1 TR IN DD Tp  Tn + Tp
12 Case 1 OUT 0 M 1 triode, M 2 cutoff IN Tn M 1 CO OUT IN Tn M 2 CO  Tp M 1 SAT M 1 TR IN DD Tp  Tn + Tp
13 Partial solution: Case 1  Tp  Tn + Tp
14 Case 2 M 1 triode, M 2 sat M 2 TR M 2 CO M 1 CO M 2 SAT  Tp M 1 SAT M 1 TR  Tn + Tp
15 Case 1 OUT 0 M 1 triode, M 2 cutoff IN Tn M 1 CO OUT IN Tn M 2 CO  Tp M 1 SAT M 1 TR IN DD Tp Tn + Tp
16 Partial solution: Case 1  Tp Tn + Tp
17 Regions of Operation for Devices in CMOS inverter M 2 M 1 M 2 TR M 2 CO M 1 CO M 2 SAT  Tp M 1 SAT M 1 TR  Tn + Tp
18 Case 2 M 1 triode, M 2 sat M 2 TR M 2 CO M 1 CO M 2 SAT  Tp M 1 SAT M 1 TR Tn + Tp
19 Case 2 M 1 triode, M 2 sat W L 2 1 μc p OXp W2 I 2 L 1 OUT I μ C D1 n OXn IN Tn OUT Equating I D1 and I D2 we obtain: 2 D2 IN DD Tp 2 μc p OXp W W OUT μ C 2 L L 2 IN DD Tp n OXn IN Tn OUT 2 1 M 2 M 1 valid for:  GS1 Tn DS1 GS1 Tn GS2 Tp DS2 GS2 T2 thus, valid for: IN Tn OUT IN Tn IN DD Tp OUT DD IN DD Tp
20 Case 2 M 1 triode, M 2 sat OUT DD IN DD Tp M 2 TR M 2 CO IN Tn M 1 CO M 2 SAT OUT IN Tn  Tp M 1 SAT M 1 TR IN DD Tp Tn + Tp
21 Case 2 M 1 triode, M 2 sat OUT DD IN DD Tp M 2 TR M 2 CO IN Tn M 1 CO M 2 SAT OUT IN Tn  Tp M 1 SAT M 1 TR IN DD Tp Tn + Tp
22 Partial solution: Case 2 Case 1  Tp Tn + Tp
23 Case 3 M 1 sat, M 2 sat M 2 TR M 2 CO M 1 CO M 2 SAT  Tp M 1 SAT M 1 TR Tn + Tp
24 Case 3 M 1 sat, M 2 sat μc W n OXn 1 I 2 D1 IN Tn 2 L1 μc p OXp W2 I 2 L 2 D2 IN DD Tp Equating I D1 and I D2 we obtain: 2 μc W μc W 2 L 2 L IN DD Tp IN Tn 2 2 p OXp 2 n OXn Which can be rewritten as: μc W μc W 2 L 2 L + DD Tp IN IN Tn p OXp 2 n OXn 1 IN 2 1 Which can be simplified to: μc W μc W 2 L 2 L p OXp + n OXn 1 2 Tn DD Tp 1 2 μc W μc W 2 L 2 L n OXn 1 p OXp M 2 M 1 This is a vertical line
25 Case 3 M 1 sat, M 2 sat IN Since IN valid for: μc W μc W 2 L 2 L p OXp + n OXn 1 2 Tn DD Tp C C =C OXn OXp OX 1 2 μc W μc W 2 L 2 L n OXn 1 p OXp 2 W L 1 2 this can be simplified to: p Tn DD Tp 1 n 2 W L μ W μ L 1 p 2 1 n 2 GS1 Tn DS1 GS1 Tn thus, valid for: μ W μ L M 2 M 1  GS2 Tp DS2 GS2 T IN Tn OUT IN Tn IN DD Tp OUT DD IN DD Tp
26 Case 3 M 1 sat, M 2 sat OUT DD IN DD Tp M 2 TR M 2 CO IN Tn M 1 CO M 2 SAT OUT IN Tn  Tp M 1 SAT M 1 TR IN DD Tp Tn + Tp
27 Case 3 M 1 sat, M 2 sat OUT DD IN DD Tp M 2 TR M 2 CO IN Tn M 1 CO M 2 SAT OUT IN Tn  Tp M 1 SAT M 1 TR IN DD Tp Tn + Tp
28 Partial solution: Case 3 Case 2 Case 1  Tp Tn + Tp
29 Case 4 M 1 sat, M 2 triode M 2 TR M 2 CO M 1 CO M 2 SAT  Tp M 1 SAT M 1 TR Tn + Tp
30 Case 4 M 1 sat, M 2 triode μc W n OXn 1 I 2 D1 IN Tn 2 L1 W2  OUT DD I μ C  L 2 D2 p OXp IN DD Tp OUT DD 2 Equating I D1 and I D2 we obtain: μ C W W L L 2 2 μ C  n OXn OUT DD IN Tn p OXp IN DD Tp OUT DD 1 2 M 2 M 1 valid for:  GS1 Tn DS1 GS1 Tn GS2 Tp DS2 GS2 T2 thus, valid for: IN Tn OUT IN Tn IN DD Tp OUT DD IN DD Tp
31 Case 4 M 1 sat, M 2 triode OUT DD IN DD Tp M 2 TR M 2 CO IN Tn M 1 CO M 2 SAT OUT IN Tn  Tp M 1 SAT M 1 TR IN DD Tp Tn + Tp
32 Case 4 M 1 sat, M 2 triode OUT DD IN DD Tp M 2 TR M 2 CO IN Tn M 1 CO M 2 SAT OUT IN Tn  Tp M 1 SAT M 1 TR IN DD Tp Tn + Tp
33 Partial solution: Case 4 Case 3 Case 2 Case 1  Tp Tn + Tp
34 Case 4 M 1 cutoff, M 2 triode M 2 TR M 2 CO M 1 CO M 2 SAT  Tp M 1 SAT M 1 TR Tn + Tp
35 Case 5 M 1 cutoff, M 2 triode ID1 0 W2  OUT DD I μ C  L 2 D2 p OXp IN DD Tp OUT DD Equating I D1 and I D2 we obtain: valid for: GS1 2 W2  OUT DD μ C p OXp  0 IN DD Tp OUT DD L Tn GS2 Tp DS2 GS2 T2 M 2 M 1 thus, valid for: IN Tn IN DD Tp OUT DD IN DD Tp
36 Case 5 M 1 cutoff, M 2 triode OUT DD IN DD Tp M 2 TR M 2 CO IN Tn M 1 CO M 2 SAT  Tp M 1 SAT M 1 TR IN DD Tp Tn + Tp
37 Case 5 M 1 cutoff, M 2 triode OUT DD IN DD Tp M 2 TR M 2 CO IN Tn M 1 CO M 2 SAT  Tp M 1 SAT M 1 TR IN DD Tp Tn + Tp
38 Case 5 Case 4 M 2 Case 3 M 1 Case 2 Case 1  Tp Tn + Tp
39  Tp Tn + Tp
40 1 1  Tp From Case 3 analysis: Tn TRIP IN Tn + DD Tp 1 μ W L μ W L p 2 1 n 1 2 μ W L μ W L p 2 1 n 1 2 DD+Tp
41 Inverter Transfer Characteristics of Inverter Pair OUT What are H and L? OUT L TRIP H Find the points on the inverter pair transfer characteristics where = and the slope is less than 1
42 Inverter Transfer Characteristics of Inverter Pair for THIS Logic Family OUT M 2 M 1 OUT DD 1 DD Tp Tp Tn TRIP DD Tn TRIP DD DD+Tp DD+Tp H = and L =0  Tp Note this is independent of device sizing for THIS logic family!! L  Tn + Tp TRIP H
43 Sizing of the Basic CMOS Inverter M 2 M 1 The characteristic that device sizes do not need to be used to establish H and L logic levels is a major advantage of this type of logic How should M 1 and M 2 be sized? How many degrees of freedom are there in the design of the inverter?
44 How should M 1 and M 2 be sized? M 2 M 1 How many degrees of freedom are there in the design of the inverter? { W 1,W 2,L 1,L 2 } 4 degrees of freedom But in basic device model and in most performance metrics, W 1 /L 1 and W 2 /L 2 appear as ratios { W 1 /L 1,W 2 /L 2 } effectively 2 degrees of freedom
45 How should M 1 and M 2 be sized? M 2 M 1 { W 1,W 2,L 1,L 2 } 4 degrees of freedom Usually pick L 1 =L 2 =L min { W 1 /L 1,W 2 /L 2 } effectively 2 degrees of freedom How are W 1 and W 2 chosen? Depends upon what performance parameters are most important for a given application!
46 How should M 1 and M 2 be sized? M 2 M 1 Usually pick L 1 =L 2 =L min { W 1 /L 1,W 2 /L 2 } 2 remaining degrees of freedom One popular sizing strategy: 1. Pick W 1 =W MIN to minimize area of M 1 2. Pick W 2 to set trippoint at /2
47 How should M 1 and M 2 be sized? pick L 1 =L 2 =L min One popular sizing strategy: 1. Pick W 1 =W MIN to minimize area of M 1 2. Pick W 2 to set trippoint at /2 M 2 M 1 Observe Case 3 provides expression for TRIP 1 Thus, at the trip point,  Tp Tn TRIP 1 = OUT IN TRIP Tn + DD Tp 1 μ W L μ W L p 2 1 n 1 2 μ W L μ W L p 2 1 n 1 2 DD+Tp
48 How should M 1 and M 2 be sized? pick L 1 =L 2 =L min One popular sizing strategy: 1. Pick W 1 =W MIN to minimize area of M 1 2. Pick W 2 to set trippoint at /2 M 2 M 1 Typically Tn =0.2, Tp =0.2 \ TRIP Tn + DD Tp 1 μ W L μ W L p 2 1 n 1 2 μ W L μ W L DD 2 μ W 1 μ W DD DD DD p 2 n 1 p 2 1 n 1 2 μ W μ W p 2 n 1 Solving this equation for W 2, obtain μ W W μ n 2 1 Other sizing strategies are used as well and will be discussed later! p
49 Extension of Basic CMOS Inverter to MultipleInput Gates A M 4 B M 1 M 2 M 3 Y A B Y Truth Table Performs as a 2input NOR Gate Can be easily extended to an ninput NOR Gate A B Y
50 Extension of Basic CMOS Inverter to MultipleInput Gates A M 3 M 4 M 1 B M 2 Y A B Y Truth Table Performs as a 2input NAND Gate Can be easily extended to an ninput NAND Gate A B Y
51 Static CMOS Logic Family M 2 M 2 Pullup Network PUN M 1 M 1 Pulldown Network PDN Observe PUN is pchannel, PDN is nchannel
52 Static CMOS Logic Family M 2 M 4 M 3 M 4 M 1 A M 3 Y A M 1 Y B M 1 M 2 B M 2 M 4 M 3 M 4 M 2 A M 3 Y Y A M 1 M 1 B M 1 M 2 B M 2 nchannel PDN and pchannel PUN H =, L =0 (same as for inverter!)
53 General Logic Family PUN PUN PDN PDN Compound Gate in CMOS Process pchannel PUN nchannel PDN H =, L =0 (same as for inverter!) Arbitrary PUN and PDN
54 Other MOS Logic Families M 2 M 2 M 2 M 1 M 1 M 1 Enhancement Load NMOS Enhancement Load PseudoNMOS Depletion Load NMOS
55 End of Lecture 36
EE 434 Lecture 33. Logic Design
EE 434 Lecture 33 Logic Design Review from last time: Ask the inverter how it will interpret logic levels V IN V OUT V H =? V L =? V LARGE V H V L V H Review from last time: The twoinverter loop X Y X
More informationEE 330 Lecture 37. Digital Circuits. Other Logic Families. Propagation Delay basic characterization Device Sizing (Inverter and multipleinput gates)
EE 330 Lecture 37 Digital Circuits Other Logic Families Static Power Dissipation Propagation Delay basic characterization Device Sizing (Inverter and multipleinput gates) Review from Last Time Inverter
More informationEE 434 Lecture 34. Logic Design
EE 434 ecture 34 ogic Design Review from last time: Transfer characteristics of the static CMOS inverter (Neglect λ effects) Case 5 M cutoff, M triode V V > V V V Tp V < V Tn V V V Tp Transfer characteristics
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor NChannel MOSFET Built on ptype
More informationEE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR
EE 23 Lecture 3 THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR Quiz 3 Determine I X. Assume W=u, L=2u, V T =V, uc OX =  4 A/V 2, λ= And the number is? 3 8 5 2? 6 4 9 7 Quiz 3
More informationDC and Transient Responses (i.e. delay) (some comments on power too!)
DC and Transient Responses (i.e. delay) (some comments on power too!) Michael Niemier (Some slides based on lecture notes by David Harris) 1 Lecture 02  CMOS Transistor Theory & the Effects of Scaling
More informationHightoLow Propagation Delay t PHL
HightoLow Propagation Delay t PHL V IN switches instantly from low to high. Driver transistor (nchannel) immediately switches from cutoff to saturation; the pchannel pullup switches from triode to
More informationLecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS
Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS Outline NMOS inverter with resistor pullup The inverter NMOS inverter with currentsource pullup Complementary MOS (CMOS) inverter Static analysis
More informationEE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET
EE 230 Lecture 33 Nonlinear Circuits and Nonlinear Devices Diode BJT MOSFET Review from Last Time: nchannel MOSFET Source Gate L Drain W L EFF Poly Gate oxide nactive psub depletion region (electrically
More informationECE 342 Electronic Circuits. Lecture 34 CMOS Logic
ECE 34 Electronic Circuits Lecture 34 CMOS Logic Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 De Morgan s Law Digital Logic  Generalization ABC... ABC...
More informationEE 330 Lecture 39. Digital Circuits. Propagation Delay basic characterization Device Sizing (Inverter and multipleinput gates)
EE 330 Lecture 39 Digital ircuits Propagation Delay basic characterization Device Sizing (Inverter and multipleinput gates) Review from last lecture Other MOS Logic Families Enhancement Load NMOS Enhancement
More informationEE 330 Lecture 16. MOSFET Modeling CMOS Process Flow
EE 330 Lecture 16 MOFET Modeling CMO Process Flow Review from Last Lecture Limitations of Existing Models V V OUT V OUT V?? V IN V OUT V IN V IN V witchlevel Models V imple squarelaw Model Logic ate
More informationLecture 12 Circuits numériques (II)
Lecture 12 Circuits numériques (II) Circuits inverseurs MOS Outline NMOS inverter with resistor pullup The inverter NMOS inverter with currentsource pullup Complementary MOS (CMOS) inverter Static analysis
More informationCMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)
CMPEN 411 VLSI Digital Circuits Lecture 04: CMOS Inverter (static view) Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN
More informationLecture 14  Digital Circuits (III) CMOS. April 1, 2003
6.12  Microelectronic Devices and Circuits  Spring 23 Lecture 141 Lecture 14  Digital Circuits (III) CMOS April 1, 23 Contents: 1. Complementary MOS (CMOS) inverter: introduction 2. CMOS inverter:
More informationEE 330 Lecture 16. MOSFET Modeling CMOS Process Flow
EE 330 Lecture 16 MOSFET Modeling CMOS Process Flow Model Extensions 300 Id 250 200 150 100 50 300 0 0 1 2 3 4 5 Vds Existing Model 250 200 Id 150 100 50 Slope is not 0 0 0 1 2 3 4 Actual Device Vds Model
More informationLecture 13  Digital Circuits (II) MOS Inverter Circuits. March 20, 2003
6.012 Microelectronic Devices and Circuits Spring 2003 Lecture 131 Lecture 13 Digital Circuits (II) MOS Inverter Circuits March 20, 2003 Contents: 1. NMOS inverter with resistor pullup (cont.) 2. NMOS
More informationEE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors
EE 330 Lecture 16 Devices in Semiconductor Processes MOS Transistors Review from Last Time Model Summary I D I V DS V S I B V BS = 0 0 VS VT W VDS ID = μcox VS VT VDS VS V VDS VS VT L T < W μc ( V V )
More informationEE 330 Lecture 17. MOSFET Modeling CMOS Process Flow
EE 330 Lecture 17 MOSFET Modeling CMOS Process Flow Review from Last Lecture Limitations of Existing Models V DD V OUT V OUT V DD?? V IN V OUT V IN V IN V DD SwitchLevel Models V DD Simple squarelaw
More informationLecture 6: DC & Transient Response
Lecture 6: DC & Transient Response Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline Pass Transistors DC Response Logic Levels and Noise Margins
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NORgate C = NOT (A or B)
1 Introduction to TransistorLevel Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationCMOS Inverter (static view)
Review: Design Abstraction Levels SYSTEM CMOS Inverter (static view) + MODULE GATE [Adapted from Chapter 5. 5.3 CIRCUIT of G DEVICE Rabaey s Digital Integrated Circuits,, J. Rabaey et al.] S D Review:
More informationEE 330 Lecture 16. MOS Device Modeling pchannel nchannel comparisons Model consistency and relationships CMOS Process Flow
EE 330 Lecture 16 MOS Device Modeling pchannel nchannel comparisons Model consistency and relationships CMOS Process Flow Review from Last Time Operation Regions by Applications Id I D 300 250 200 150
More information3. Design a stick diagram for the PMOS logic shown below [16] Y = (A + B).C. 4. Design a layout diagram for the CMOS logic shown below [16]
Code No: RR420203 Set No. 1 1. (a) Find g m and r ds for an nchannel transistor with V GS = 1.2V; V tn = 0.8V; W/L = 10; µncox = 92 µa/v 2 and V DS = Veff + 0.5V The out put impedance constant. λ = 95.3
More informationCHAPTER 15 CMOS DIGITAL LOGIC CIRCUITS
CHAPTER 5 CMOS DIGITAL LOGIC CIRCUITS Chapter Outline 5. CMOS Logic Gate Circuits 5. Digital Logic Inverters 5.3 The CMOS Inverter 5.4 Dynamic Operation of the CMOS Inverter 5.5 Transistor Sizing 5.6 Power
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationVLSI Design and Simulation
VLSI Design and Simulation CMOS Inverters Topics Inverter VTC Noise Margin Static Load Inverters CMOS Inverter FirstOrder DC Analysis R p V OL = 0 V OH = R n =0 = CMOS Inverter: Transient Response R p
More informationElectronic Devices and Circuits Lecture 15  Digital Circuits: Inverter Basics  Outline Announcements. = total current; I D
6.012  Electronic Devices and Circuits Lecture 15  Digital Circuits: Inverter asics  Outline Announcements Handout  Lecture Outline and Summary The MOSFET alpha factor  use definition in lecture,
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay Estimation 2 Pass Transistors We have assumed source is grounded
More informationECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter
ECE 438: Digital Integrated Circuits Assignment #4 The Inverter Text: Chapter 5, Digital Integrated Circuits 2 nd Ed, Rabaey 1) Consider the CMOS inverter circuit in Figure P1 with the following parameters.
More informationENGR890 Digital VLSI Design Fall Lecture 4: CMOS Inverter (static view)
ENGR89 Digital VLSI Design Fall 5 Lecture 4: CMOS Inverter (static view) [Adapted from Chapter 5 of Digital Integrated Circuits, 3, J. Rabaey et al.] [Also borrowed from Vijay Narayanan and Mary Jane Irwin]
More informationEE5780 Advanced VLSI CAD
EE5780 Advanced VLSI CAD Lecture 4 DC and Transient Responses, Circuit Delays Zhuo Feng 4.1 Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal IV Characteristics 3. Nonideal IV Effects 4. CV Characteristics 5. DC Transfer Characteristics 6. Switchlevel RC Delay Models MOS
More informationProperties of CMOS Gates Snapshot
MOS logic 1 Properties of MOS Gates Snapshot High noise margins: V OH and V OL are at V DD and GND, respectively. No static power consumption: There never exists a direct path between V DD and V SS (GND)
More informationLecture 28 FieldEffect Transistors
Lecture 8 FieldEffect Transistors FieldEffect Transistors 1. Understand MOSFET operation.. Analyze basic FET amplifiers using the loadline technique. 3. Analyze bias circuits. 4. Use smallsignal equialent
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationDC & Transient Responses
ECEN454 Digital Integrated Circuit Design DC & Transient Responses ECEN 454 DC Response DC Response: vs. for a gate Ex: Inverter When = > = When = > = In between, depends on transistor size and current
More informationCMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance
CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 8: February 9, 016 MOS Inverter: Static Characteristics Lecture Outline! Voltage Transfer Characteristic (VTC) " Static Discipline Noise Margins!
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 15: March 15, 2018 Euler Paths, Energy Basics and Optimization Midterm! Midterm " Mean: 89.7 " Standard Dev: 8.12 2 Lecture Outline! Euler
More informationIntroduction to Computer Engineering ECE 203
Introduction to Computer Engineering ECE 203 Northwestern University Department of Electrical Engineering and Computer Science Teacher: Robert Dick Office: L477 Tech Email: dickrp@ece.northwestern.edu
More informationName: Grade: Q1 Q2 Q3 Q4 Q5 Total. ESE370 Fall 2015
University of Pennsylvania Department of Electrical and System Engineering CircuitLevel Modeling, Design, and Optimization for Digital Systems ESE370, Fall 205 Midterm Wednesday, November 4 Point values
More informationDigital Microelectronic Circuits ( ) Ratioed Logic. Lecture 8: Presented by: Mr. Adam Teman
Digital Microelectronic ircuits (36113021 ) Presented by: Mr. Adam Teman Lecture 8: atioed Logic 1 Motivation In the previous lecture, we learned about Standard MOS Digital Logic design. MOS is unquestionably
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date  Apr 18, 011 Duration:.5 hrs ECE334 Digital Electronics Lecturer  D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationEE141Fall 2011 Digital Integrated Circuits
EE4Fall 20 Digital Integrated Circuits Lecture 5 Memory decoders Administrative Stuff Homework #6 due today Project posted Phase due next Friday Project done in pairs 2 Last Lecture Last lecture Logical
More informationMidterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 16: March 21, 2017 Transmission Gates, Euler Paths, Energy Basics Review Midterm! Midterm " Mean: 79.5 " Standard Dev: 14.5 2 Lecture Outline!
More informationDigital Integrated Circuits A Design Perspective
Digital Integrated Circuits Design Perspective Designing Combinational Logic Circuits Fuyuzhuo School of Microelectronics,SJTU Introduction Digital IC Dynamic Logic Introduction Digital IC 2 EE141 Dynamic
More informationUsing MOS Models. C.K. Ken Yang UCLA Courtesy of MAH EE 215B
Using MOS Models C.K. Ken Yang UCLA yangck@ucla.edu Courtesy of MAH 1 Overview Reading Rabaey 5.4 W&H 4.2 Background In the past two lectures we have reviewed the iv and CV curves for MOS devices, both
More informationDigital Integrated Circuits
Chapter 6 The CMOS Inverter 1 Contents Introduction (MOST models) 0, 1 st, 2 nd order The CMOS inverter : The static behavior: o DC transfer characteristics, o Shortcircuit current The CMOS inverter :
More informationEEC 116 Lecture #3: CMOS Inverters MOS Scaling. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 116 Lecture #3: CMOS Inverters MOS Scaling Rajeevan Amirtharajah University of California, Davis Jeff Parhurst Intel Corporation Outline Review: Inverter Transfer Characteristics Lecture 3: Noise Margins,
More informationEEC 116 Lecture #5: CMOS Logic. Rajeevan Amirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation
EEC 116 Lecture #5: CMOS Logic Rajeevan mirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation nnouncements Quiz 1 today! Lab 2 reports due this week Lab 3 this week HW
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationL2: Combinational Logic Design (Construction and Boolean Algebra)
L2: Combinational Logic Design (Construction and Boolean Algebra) Acknowledgements: Lecture material adapted from Chapter 2 of R. Katz, G. Borriello, Contemporary Logic Design (second edition), Pearson
More informationCPE/EE 427, CPE 527 VLSI Design I L06: CMOS Inverter, CMOS Logic Gates. Course Administration. CMOS Inverter: A First Look
CPE/EE 47, CPE 57 VLSI esign I L6: CMOS Inverter, CMOS Logic Gates epartment of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka )
More informationDC and Transient. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.
DC and Transient Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575604 yrpeng@uark.edu Pass Transistors We have assumed source is
More informationEE40 Lec 20. MOS Circuits
EE40 Lec 20 MOS Circuits eading: Chap. 12 of Hambley Supplement reading on MOS Circuits http://www.inst.eecs.berkeley.edu/~ee40/fa09/handouts/ee40_mos_circuit.pdf Slide 1 Bias circuits OUTLINE Smallsignal
More information4.10 The CMOS Digital Logic Inverter
11/11/2004 section 4_10 The CMOS Digital Inverter blank.doc 1/1 4.10 The CMOS Digital Logic Inverter Reading Assignment: pp. 336346 Complementary MOSFET (CMOS) is the predominant technology for constructing
More informationLecture 11 VTCs and Delay. No lab today, Mon., Tues. Labs restart next week. Midterm #1 Tues. Oct. 7 th, 6:308:00pm in 105 Northgate
EE4Fall 2008 Digital Integrated Circuits Lecture VTCs and Delay Lecture # Announcements No lab today, Mon., Tues. Labs restart next week Midterm # Tues. Oct. 7 th, 6:308:00pm in 05 Northgate Exam is
More informationENEE 359a Digital VLSI Design
SLIDE 1 ENEE 359a Digital VLSI Design Prof. blj@eng.umd.edu Credit where credit is due: Slides contain original artwork ( Jacob 2004) as well as material taken liberally from Irwin & Vijay s CSE477 slides
More informationCMOS Inverter: CPE/EE 427, CPE 527 VLSI Design I L06: CMOS Inverter, CMOS Logic Gates. Course Administration. CMOS Properties.
CMOS Inverter: Steady State Response CPE/EE 47, CPE 57 VLSI esign I L6: CMOS Inverter, CMOS Logic Gates R p V OL = V OH = V M = f(r n, R p ) epartment of Electrical and Computer Engineering University
More information2007 Fall: Electronic Circuits 2 CHAPTER 10. DeogKyoon Jeong School of Electrical Engineering
007 Fall: Electronic Circuits CHAPTER 10 Digital CMOS Logic Circuits DeogKyoon Jeong dkjeong@snu.ac.kr k School of Electrical Engineering Seoul lnational luniversity it Introduction In this chapter, we
More informationHold Time Illustrations
Hold Time Illustrations EE213L09Sequential Logic.1 Pingqiang, ShanghaiTech, 2018 Hold Time Illustrations EE213L09Sequential Logic.2 Pingqiang, ShanghaiTech, 2018 Hold Time Illustrations EE213L09Sequential
More informationEEC 118 Lecture #6: CMOS Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #6: CMOS Logic Rajeevan mirtharajah University of California, Davis Jeff Parkhurst Intel Corporation nnouncements Quiz 1 today! Lab 2 reports due this week Lab 3 this week HW 3 due this
More informationChapter 2 MOS Transistor theory
Chapter MOS Transistor theory.1 Introduction An MOS transistor is a majoritycarrier device, which the current a conductg channel between the source and the dra is modulated by a voltage applied to the
More informationDigital Integrated Circuits A Design Perspective
Digital Integrated Circuits Design Perspective Jan M. Rabaey nantha Chandrakasan orivoje Nikolić Designing Combinational Logic Circuits November 2002. 1 Combinational vs. Sequential Logic In Combinational
More informationCMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic [dapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey,. Chandrakasan,. Nikolic] Sp11 CMPEN 411
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN
ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN CMOS PROCESS CHARACTERIZATION VISHAL SAXENA VSAXENA@UIDAHO.EDU Vishal Saxena DESIGN PARAMETERS Analog circuit designers care about: Openloop Gain: g m r o
More informationEEE 421 VLSI Circuits
EEE 421 CMOS Properties Full railtorail swing high noise margins» Logic levels not dependent upon the relative device sizes transistors can be minimum size ratioless Always a path to V dd or GND in steady
More informationLearning Objectives 10/7/2010. CE 411 Digital System Design. Fundamental of Logic Design. Review the basic concepts of logic circuits. Dr.
/7/ CE 4 Digital ystem Design Dr. Arshad Aziz Fundamental of ogic Design earning Objectives Review the basic concepts of logic circuits Variables and functions Boolean algebra Minterms and materms ogic
More informationCOMBINATIONAL LOGIC. Combinational Logic
COMINTIONL LOGIC Overview Static CMOS Conventional Static CMOS Logic Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic CMOS Logic Domino npcmos Combinational vs. Sequential Logic In Logic
More informationIntegrated Circuit Design ELCT 701 (Winter 2017) Lecture 2: Resistive Load Inverter
1 Integrated Circuit Design ELCT 701 (Winter 017) Lecture : Resistive Load Inverter Assistant Professor Office: C3.315 Email: eman.azab@guc.edu.eg Digital Inverters Introduction 3 Digital Inverter: Introduction
More informationDigital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo
Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Dynamic Logic Introduction Digital IC EE141 2 Dynamic logic outline Dynamic logic principle Dynamic logic
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationLecture 4: DC & Transient Response
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response David Harris Harvey Mudd College Spring 004 Outline DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Slide
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationECE 342 Solid State Devices & Circuits 4. CMOS
ECE 34 Solid State Devices & Circuits 4. CMOS Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 34 Jose Schutt Aine 1 Digital Circuits V IH : Input
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 16 CMOS Combinational Circuits  2 guntzel@inf.ufsc.br
More informationLecture 4: Implementing Logic in CMOS
Lecture 4: Implementing Logic in CMOS Mark Mcermott Electrical and Computer Engineering The University of Texas at ustin Review of emorgan s Theorem Recall that: () = + and = ( + ) (+) = and + = ( ) ()
More informationAt point G V = = = = = = RB B B. IN RB f
Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F
More informationF14 Memory Circuits. Lars Ohlsson
Lars Ohlsson 20181018 F14 Memory Circuits Outline Combinatorial vs. sequential logic circuits Analogue multivibrator circuits Noise in digital circuits CMOS latch CMOS SR flip flop 6T SRAM cell 1T DRAM
More informationFieldEffect (FET) transistors
FieldEffect (FET) transistors References: Barbow (Chapter 8), Rizzoni (chapters 8 & 9) In a fieldeffect transistor (FET), the width of a conducting channel in a semiconductor and, therefore, its currentcarrying
More informationL2: Combinational Logic Design (Construction and Boolean Algebra)
L2: Combinational Logic Design (Construction and oolean lgebra) cknowledgements: Lecture material adapted from Chapter 2 of R. Katz, G. orriello, Contemporary Logic Design (second edition), Pearson Education,
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 17: March 26, 2019 Energy Optimization & Design Space Exploration Penn ESE 570 Spring 2019 Khanna Lecture Outline! Energy Optimization! Design
More informationEE5311 Digital IC Design
EE5311 Digital IC Design Module 3  The Inverter Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai September 6, 2017 Janakiraman, IITM
More informationMOS Transistor IV Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor IV Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationDigital Integrated Circuits A Design Perspective
igital Integrated Circuits esign Perspective esigning Combinational Logic Circuits 1 Combinational vs. Sequential Logic In Combinational Logic Circuit Out In Combinational Logic Circuit Out State Combinational
More informationElectronic Devices and Circuits Lecture 16  Digital Circuits: CMOS  Outline Announcements (= I ON V DD
6.01  Electronic Deices and Circuits Lecture 16  Digital Circuits: CMOS  Outline Announcements Handout; Web posting  Lecture Outline and Summary; two readings Exam  Wednesday, No. 5, 7:309:30 pm,
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 17: March 23, 2017 Energy and Power Optimization, Design Space Exploration, Synchronous MOS Logic Lecture Outline! Energy and Power Optimization
More informationEE105  Fall 2005 Microelectronic Devices and Circuits
EE105  Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationToday s lecture. EE141 Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model
 Spring 003 Lecture 4 Design Rules CMOS Inverter MOS Transistor Model Today s lecture Design Rules The CMOS inverter at a glance An MOS transistor model for manual analysis Important! Labs start next
More informationReview of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model
Content MOS Devices and Switching Circuits Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model A Cantoni 20092013 Digital Switching 1 Content MOS
More informationMOSFET and CMOS Gate. Copy Right by Wentai Liu
MOSFET and CMOS Gate CMOS Inverter DC Analysis  Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max
More informationL ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling
L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation
More informationDigital Microelectronic Circuits ( ) The CMOS Inverter. Lecture 4: Presented by: Adam Teman
Digital Microelectronic Circuits (3611301 ) Presented by: Adam Teman Lecture 4: The CMOS Inverter 1 Last Lectures Moore s Law Terminology» Static Properties» Dynamic Properties» Power The MOSFET Transistor»
More informationEE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits
EE 330 Lecture 22 Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits Exam 2 Friday March 9 Exam 3 Friday April 13 Review Session for Exam 2: 6:00
More informationCMOS Logic Gates. University of Connecticut 181
CMOS Logic Gates University of Connecticut 181 Basic CMOS Inverter Operation V IN P O N O pchannel enhancementtype MOSFET; V T < 0 nchannel enhancementtype MOSFET; V T > 0 If V IN 0, N O is cut off and
More informationCPE/EE 427, CPE 527 VLSI Design I Delay Estimation. Department of Electrical and Computer Engineering University of Alabama in Huntsville
CPE/EE 47, CPE 57 VLSI Design I Delay Estimation Department of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka ) Review: CMOS Circuit
More information