Energy efficient A/D converter design
|
|
- Jerome Daniels
- 5 years ago
- Views:
Transcription
1 Energy efficient A/D converter design Akira Matsuzawa Tokyo Institute of Technology A. Matsuzawa,Titech Matsuzawa & Okada Lab.
2 Outline Overview of ADs OpAmp based AD design omparator based AD design : SAR ADs Flash and sub-ranging ADs Summary A. Matsuzawa,Titech
3 Performance and architectures of ADs 3 onversion frequency (Hz) 0G G 00M 0M M 00k AD has a suitable performance domain. SAR AD expands the performance area Flash omparator based Sub-ranging Pipeline OpAmp based SAR Delta-sigma 0k Resolution (bit) A. Matsuzawa,Titech 8
4 Strategy of energy efficient AD design 4 Reducing static power Reducing capacitance E d T n Reducing voltage G Resistor DA apacitor DA A. Matsuzawa,Titech OpAmp based Dynamic comparator based # of MP TR size Noise lock Flash Sub-range SAR Large TR Small TR with compensation Use complementally ckt. Use self clocking Effective to digital gates Use forward or adaptive body biasing
5 SNR vs. signal bandwidth 5 SNR (db) SNR of ADs is inversely proportional to signal bandwidth, f b. Higher bandwidth results in lower SNR and effective resolution SNR( db) SNR0( db) 0 log B D E F G H I J K [8] O [9] O [0]T []DT []T [3]T/DT [4]DT [5]T [6]T [7]DT SNR 0 50 db/hz f b P SNR( db) 0 log P P N SNR N s N P' ( spectrumdensity) P s ( db) 0 log P' N 0 log SNR( db) SNR0( db) 0 log f b f f b b db/hz 35 db/hz f b (MHz) A. Matsuzawa,Titech
6 Fundamental power of sampling circuit 6 Fundamental power of sampling is often used. However this neglects power for comparison. Sampling circuit Switch apacitor Signal Quantization voltage qn FS N Quantization noise power Noise balance P s 4kTf s qn FS Pqn N n P qn N Track n kt Hold Electrical energy=thermal energy kt n apacitance P d s kt P d of sampling circuit FS f 4kTf N FS s N A. Matsuzawa,Titech
7 Energy consumption of AD 7 onsumed energy of AD is mainly determined by the resolution. Energy of AD is reaching 00x of the fundamental sampling energy, and 0x of the fundamental AD energy consumption. E AD E s P s 4kTf s N P s N Es 4kT f s E s N 0 9 onventional fundamental sampling energy E AD N N 0 9 Fundamental AD conversion energy involving energy consumption of comparator A. Matsuzawa,Titech Timmy Sundstrom, PhD thesis, Linkoping 0.
8 8 OpAmp based AD design A. Matsuzawa,Titech
9 Mega-technology trend of ADs 9 Major conversion scheme is now changing from pipeline to SAR. st stage nd stage Pipeline AD f - + f - + Op amp Op amp s Sample s Amplify OpAmp based design MP DA MP DA onsumes static power st stage nd stage SAR AD omparator based design No static power A. Matsuzawa,Titech
10 Amplifier for pipeline AD 0 An OpAmp realizes an accurate voltage amplification. f I/O transfer characteristics stage out sig DA s OpAmp out Unit conversion circuit ref out omp Data s s sig DA sig f f DA sig DA ref,0 onventionally s = f = A. Matsuzawa,Titech
11 Low voltage OpAmp: Headroom and Pd In A two stage cascade OpAmp can realize low voltage operation. However, the output voltage swing become lower at low voltage operation. bn bp I g m s _ pp I I g m I Out Two stage OpAmp eff eff s eff P GBW g I g I P m tot da I gm 4 5 eff 0 I 0 4 Nf I Nf c tot eff Total Pd of AD c 0 Nf c 5 Nfc m gm I 4 4 I 0 eff n _ th Nfc kt n eff n _ th Nfc eff GS eff 0. 5 n=4 kt n kt n _ th eff dpipe Pdamp 0 n _ th n kt T n A. Matsuzawa,Titech
12 Required performances Required gain and bandwidth of OpAmp and capacitance are determined by the resolution and conversion frequency. Open loop gain G db ( ) 6N 0 70dB: 0b 94dB: 4b N: Resolution f c : onversion freq. Quantization voltage Thermal noise Unit capacitance GBW q 3 n sig N 3 ENOB _ th q 0 n GBW Nf c kt n _ th N eff γ n β : noise : # of : ENOB: Effective # of bit ENOB :Degradation from noise feedback coefficien t sources factor ideal A. Matsuzawa,Titech
13 0 and P d at low voltage operation 3 apacitance should be larger at low voltage operation to keep sufficient SNR. This results in rapid increase of power dissipation. f c s _ pp GBW Low voltage doesn t make sense for pipeline AD. g m 0 eff 0 I D eff s _ SNR kt P d 0 pp 0 I D kt 0 f c eff eff f c 0 T SNR kt SNR eff eff eff 0 (F) eff P d (W) 0 0. bit, 00MHz AD P d eff dd dd A. Matsuzawa,Titech
14 FoM: Figure of Merit of AD 4 FoM stands for consumed energy normalized by the effective steps. Low voltage operation for OpAmp based AD increases FoM. FoM ( J ) f c P d ENOB P d f c ENOB N P d 30Nf c n kt N ENOB eff eff FoM 30 n kt ENOB ENOB eff eff ENOB :Degradation from ideal 0 FoM (J/conv. steps) 0 bit, 00MHz AD () A. Matsuzawa,Titech
15 5 omparator based AD design : SAR AD A. Matsuzawa,Titech
16 Basic idea for low energy analog design 6 onventional analog circuits consume larger energy. Dynamic circuits doesn t consume larger energy. MOS: onsumed energy is independent of delay time. ML, OpAmp R L R L o- o+ L L i+ i- f P togle d I I s s L i R O MOS L o P d f E togle d fe T d r L R f o L L I s f togle P d L f togle R o L A. Matsuzawa,Titech
17 SAR AD 7 in SAR can be designed to consume no static power. SAR can realize larger signal swing compared with pipeline AD. 4 apacitors S S S 3 S 4 S 5 S N A S 0 omparator Switches ref ref in Logic Sample Generating subtracted signal E n Q in N A x n Not OpAmp based, but comparator based No resistors No static current! Potentially full swing x ref sig 0 n n ref A. Matsuzawa,Titech
18 Performance overview of SAR ADs 8 FoM has lowered rapidly due to the progress of SAR AD. /00 during three years. FoM trend of 0bit AD 000 FoM (fj/conv. steps) 00 0 Recent FoM range several 0 fj / conv. steps A. Matsuzawa,Titech
19 Issue of comparator for SAR ADs 9 A comparator has noise and this results in conversion error. 5b harge Redistribution (R) SAR AD ref INp b0 b b b3 b4 OK! in INp INn 0/ SAR 7 ref LK Noise Distribution INn INp 0 b0 b b b3 ERROR! b omparator Threshold INn 0 0. Giannini, P. Nuzzo,. hironi, A. Baschirotto, G. van der Plas, and J. raninckx, An 80uW 9b 40MS/s Noise Tolerant Dynamic-SAR AD in 90nm Digital MOS, IEEE ISS 008, Dig. of Tech. Papers, pp.38-39, Feb A. Matsuzawa,Titech
20 Dynamic comparator 0 A dynamic comparator is widely used to reduce static power. The difference in input voltages causes a difference in discharging speed. FN INP i LK FP I INN D I D i L LK L SN SP LK LK D. Schinkel, E. Mensink, E. Klumperink, Ed an Tuijl, B. Nauta, A Double-Tail Latch-Type oltage Sense Amplifier with 8ps Setup-Hold Time, ISS Dig. of Tech. Papers, pp.34-35, Feb., A. Matsuzawa,Titech
21 Deriving noise equation i g m i Transistor noise S in I D L L Sampling noise ) Sampling noise of Switch v v d kt n k n, δt L I D L T I L D ) Transistor noise Equivalent circuit td t I L D v Noise voltage of output by current noise L v n L t d 0 i n dt L t d vn I D I D t d 0 i ndt / t d time i n t d oltage and timing TR noise kt L dd I ds eff A. Matsuzawa," IEEE 8th International onference on ASI(ASION), pp. 8-, Oct A. Matsuzawa,Titech t d δ in eff δ 4kT td eff dd αγ α td α Ldd eff
22 Match with noise simulation The derived equation has a good match with simulation. δ in 4kT eff dd αγ α Ldd eff Noise in comparator P (out=high) [%] in kt L eff δin(σ) [m] Estimation(α=) Estimation(α=) Simulation Δin [m] L [ff] A. Matsuzawa,Titech
23 Required capacitance and consumed Energy 3 Node capacitances should be increased to realize higher AD resolution. This results in increase of consumed energy of the dynamic comparator. Flash AD: E c determines the minimum FoM SAR AD: E c cannot be neglected for higher resolution AD =, eff =0. E c : conversion energy L (ff), E c (fj) E c L ff & 40fF & 0.6pF & 0pF & Resolution (bit) A. Matsuzawa,Titech
24 Noise improvement of dynamic comp. 4 Noise of comparator can be reduced by complementary ckt. and an optimization of the node capacitance. Dynamic comparator Noise of comparator Offset AL MOS input dd 4.0 onventional LK W Pa W Pb W Nb W Na INP_a INP_b INN_b INN_a Gate weighted interpolation outp outn n( ) [m] Proposed cm [] M. Miyahara, Y. Asada, D. Paik, and A. Matsuzawa, "A Low-Noise Self-alibrating Dynamic omparator for High-Speed ADs," A-SS, Nov nm MOS A. Matsuzawa,Titech Yusuke Asada, Kei Yoshihara, Tatsuya Urano, Masaya Miyahara, and Akira Matsuzawa, "A 6bit, 7mW, 50fJ, 700MS/s Subranging AD," A-SS, 5-3, pp. 4-44, Taiwan, Taipei, Nov. 009.
25 P d estimation of SAR AD 5 Divide SAR AD into three different circuits. s N ) S/H&DA ) omparator p ds fcs p dc N f c L apacitors omparator Logic L N 3 Switches ref in ) Logic gates and switch drivers p dc Nfcg g : const Akira Matsuzawa, ISS Forum, San Francisco, A, Feb A. Matsuzawa,Titech s : Total sampling capacitance L : Load capacitance of comparator g : Effective capacitance of gates and switches
26 Equations to estimate the AD performance 6 Quantization voltage q 3 N Permitted thermal noise ENOB n _ th q Thermal Noise of OMP. 4kT n _ th L eff eff Sampling capacitor P d of S/H P d of OMP. P d of Gate p p p s ds dc dg 4kT n _ th f cs N f c L Nf cg Load apacitor Of OMP. L 4kT FoM n _ th P ds eff P dc f c eff P dg N ENOB A. Matsuzawa,Titech
27 , P d, and FoM vs. 7 Sampling capacitance s and load capacitance L increase with reducing, since the quantization voltage decreases with reducing. P d of S/H is constant for, however P d of comparator increases with reducing. P d of logic gate decreases rapidly with reducing. s, L (F) 0 0 L s L dd () s P d (W) omp g =0.3pF P dc g =0.pF Pdg P ds const dd () Logic S/H A. Matsuzawa,Titech
28 FoM vs. 8 FoM can be lowered by reducing, if P d of logic gate is dominant. Thus the voltage lowering is effective to reduce P d for low resolution AD, However, it is still difficult to reduce P d by reducing for high resolution AD, even if SAR AD architecture is used. 0 4 FoM (J) Gate dominant OMP dominant dd () g =0.3pF g =0.pF N bit F c 00MHz ENOB 0.5bit T 300K 0.5 eff A. Matsuzawa,Titech
29 Example: An ultra-low power D 9 We have developed an ultra-low power apacitance to Digital onverter.. 0b SAR like architecture. Self-clocking 3. Single to differential 30 times/sec Tuan Minh o,yasuhide Kuramochi, Masaya Miyahara,Takashi Kurashina, and Akira Matsuzawa A 0-bit, 90 fj/conv. Steps, 0.3mm, Zero-Static Power, Self-Timed apacitance to Digital onverter. SSDM 009, OT A. Matsuzawa,Titech
30 Self clocking technique 30 Self-clocking scheme is very useful ) Reducing power consumption (lock circuits, routing clock, ) ) Just an enable command signal is required. No need of clock. Suitable for micro controller. omparison is ended if the output voltages are not same. Output voltage of dynamic comparator Self-clocking scheme b A. Matsuzawa,Titech
31 3 Flash and sub-ranging ADs A. Matsuzawa,Titech
32 Flash AD 3 Expecting highest speed omparator determines the AD performance omparator Array Flash AD 6b: 63 q FS N N 6 Offset mismatch mainly determines the effective resolution. Thermal noise can be neglected because of low resolution. 6b: 63 FS =.0 q =6m, Mismatch <3m 0 0 Offset mismatch A. Matsuzawa,Titech
33 FoM of Flash AD 33 FoM of flash AD is determined by energy consumption of unit comparator and the degradation of effective bit. Reduction of consumed energy and increase of ENOB are very important. FoM P E N d c s ENOB E ENOB N ENOB c f s f s f E c E c : Energy/omparator ENOB log off ( ) q n( ) q Offset mismatch Thermal noise (can be neglected) A. Matsuzawa,Titech
34 Performance of flash AD 34 FoM is degraded by the offset mismatch voltage of the comparator. Offset mismatch voltage should be reduced at low voltage operation. ENOB [bit] ENOB FoM log P d f c ENOB N off ( ) q off (): Offset mismatch q : LSB voltage A. Matsuzawa,Titech
35 Tradeoff: mismatch and energy consumption 35 Serious tradeoff between mismatch of transistor and gate area. Larger transistor is required to reduce mismatch voltage and results in increase of gate area and consumed energy. Example Offset mismatch (m) m 0 Mismatch compensation E c =50fJ Transistor size (um ) オフセット消費電力 E c (fj) 6bit AD: off <3m E <50fJ0.um off =0m Needs mismatch compensation 0m 3m o ffset ( ) LW E c E c c offset LW A. Matsuzawa,Titech
36 FoM vs. Area 36 Occupied area should be reduced to lower the FoM. We must pay much attention to the occupied area. 0 E c Area FoM (pj/conv.step) 0. 5bit and 6bit ADs Area (mm ) A. Matsuzawa,Titech
37 Digital calibration methods for mismatch 37 Resistor ladder type apacitor array type Binary weighted capacitor array Y. Asada, K. Yoshihara,T. Urano, M. Miyahara and A. Matsuzawa, A 6bit, 7mW, 50fJ, 700MS/s Subranging AD A-SS, pp. 4-44, Nov A. Matsuzawa,Titech
38 Effect of digital mismatch compensation 38 The mismatch voltage can be reduced from 4m to.7m. Measured result offset offset offset M. Miyahara, Y. Asada, D. Paik, and A. Matsuzawa, "A Low- Noise Self-alibrating Dynamic omparator for High-Speed ADs," A-SS, Nov A. Matsuzawa,Titech
39 Area comparison 39 Penalty area for digital compensation will be reduced with technology scaling. 4.5 m 5 m 30 m omprator 90 m Strage apacitor & harge Pump 0 m 5 m 30 m 30 m omprator Decorder Register 4b MUX 85 m Resistor ladder 90 nm 5 m 5 m 0 m 30 m apacitor array omprator AP Array 65 m Register 4b.9 m 9 m omprator &ap Array m UpDownounter 5b apacitor array 40 nm 4 m A. Matsuzawa,Titech
40 Issue of resistor DA to generate REF 40 IN ref Resistor DA consumes static power and has a serious tradeoff between Pd and speed. max R 4 T/H R on pr 4I ref ref R on pr τ oarse scale I Fine scale Upper bit 7 7 Lower bit 7 Previous fine scale 7 t LATH t DA A. Matsuzawa,Titech oarse conversion t LK Fine conversion
41 4 Advantage of capacitor DA to generate REF apacitor DA doesn't consume static power and has no trade off between Pd and speed. out IN n REF R on p E tot d Operating as S/H circuit No static power consumption ( 360W@GHz ) Smaller u realize faster settling time (t DA = 3.4 r on U < r ON = k, U = 5fF) A. Matsuzawa,Titech
42 Settling time and power 4 DA realizes faster settling time to RDA with low power consumption DA DA DA RDA α=0.5 vout(da) α=5 vout(da) α=0 vout(da) RDA time [ps] Time response Power dissipation A. Matsuzawa,Titech
43 6bit sub-ranging AD using DA 43 6 bit AD has been realized in a 90 nm 0MP MOS technology with a chip area of 0.3mm Y. Asada, K. Yoshihara,T. Urano, M. Miyahara and A. Matsuzawa, A 6bit, 7mW, 50fJ, 700MS/s Subranging AD A-SS, pp. 4-44, Nov A. Matsuzawa,Titech
44 Performance comparison 44 Attain lowest FoM at that time [] [] [3] [4] [6] This Work Resolution(bit) fs(gs/s) SNDR(D/Nyq.) 35/3 34/33 3/30 34/8 35/33 35/34 Pd (mw) Active area(mm ()...../.0. FoM(pJ) MOS Tech.(nm Architecture Flash Flash Pipeline b-sar Subrange Subrange [] -Y. hen, LSI ircuits 008. [] B-W. hen, A-SS 008. [3] F.. Hsieh, A-SS 008. [4] Z. ao, ISS 008. [6] Y.. Lien, A-SS A. Matsuzawa,Titech
45 oltage lowering: FoM vs. 45 FoM can be reduced drastically by reducing supply voltage. ENOB is degraded by the reduction of, however little affects the FoM. Energy reduction by reducing is dominant. ENOB ENOB (bit) FoM (fj) E c (fj) off ( ) = 6m E ENOB c c log off ( ) q I c exp S fc T FoM E c ENOB E c :Energy consumption for each comparator and followed logic circuits. () A. Matsuzawa,Titech
46 FoM delay (FD) product 46 The FD product suggests the balance between the number of interleaving and decrease of energy consumption. Delay is increased and the operating speed is lowered by reducing We should investigate the optimum by FD product. T = 0.4 FD FoM Delay Delay time Optimum range T d k T A. Matsuzawa,Titech
47 Forward body biasing 47 Forward body biasing can decrease the delay time (/) and can be used easily at 0.5 operation. 0 8 W/O FBB BB IN TP = 60m OUT / W/ FBB (0.5) FBB Supply voltage () TN = 00m Increased leakage current in the proposed AD is 0.3 ma by forward body biasing A. Matsuzawa,Titech
48 AD Structure 48 5bit MSps Flash AD is designed and fabricated in 90nm MOS. S/H circuits use gate boosted switches. Block diagram of AD hip microphotograph A. Matsuzawa,Titech M. Miyahara, J. Lin, K. Yoshihara, and A. Matsuzawa, A 0.5,.mW, 60fJ, 600 MS/s 5 bit Flash AD A-SS, pp , Nov. 00.
49 Performance Summary 49 A high speed and low FoM 0.5 flash AD has been realized. Reference # [7] [8] [9] [0] This work Resolution (bit) fs (GS/s) SNDR (db) Pd (mw) Active area (mm ) dd () FoM(fJ) MOS Tech. (nm) Architecture SAR Fold+Flash Flash Flash Flash [7] B. P. Ginsburg, J. Solid-State ircuits 007. [8] B. erbruggen, ISS 008. [9] B. erbruggen, LSI ircuits 008. [0] J. E. Proesel, I 008. FoM Fmax = 600MSps FoM Best = 0 360MSps A. Matsuzawa,Titech
50 Summary of energy efficient AD design 50 Reducing static power Reducing capacitance E d T n Reducing voltage G Resistor DA apacitor DA OpAmp based omparator based # of MP TR size Noise lock A. Matsuzawa,Titech Flash Sub-range SAR Large TR Small TR with compensation Use complementally ckt. Use self clocking Effective to digital gates and low resolution AD Use forward or adaptive body biasing
A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC
A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC Anugerah Firdauzi, Zule Xu, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology,
More informationTechnology Trend of ADCs
Technology Trend of ADs Akira Department of Physical Electronics Tokyo Institute of Technology 008.04.5 LSIDAT A. ontents Issues of pipeline ADs Revolution of SA ADs Fight back of pipelined ADs What determines
More informationNyquist-Rate A/D Converters
IsLab Analog Integrated ircuit Design AD-51 Nyquist-ate A/D onverters כ Kyungpook National University IsLab Analog Integrated ircuit Design AD-1 Nyquist-ate MOS A/D onverters Nyquist-rate : oversampling
More informationAn Analysis on a Pseudo- Differential Dynamic Comparator with Load Capacitance Calibration
An Analysis on a Pseudo- Differential Dynamic omparator with Load apacitance alibration Daehwa Paik, Masaya Miyahara, and Akira Tokyo Institute of Technology, Japan 011/10/7 ontents 1 Topology of Dynamic
More informationPipelined multi step A/D converters
Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase
More informationELEN 610 Data Converters
Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater
More informationIntroduction to Embedded Data Converters
Introduction to Embedded Data onverters Akira Matsuzawa Tokyo Institute of Technology 006.06.4. VLSI symposia 006, A. Matsuzawa, Tokyo Tech. 006.06.4. VLSI symposia 006, A. Matsuzawa, Tokyo Tech. ontents.
More informationEE247 Lecture 16. Serial Charge Redistribution DAC
EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic
More informationECEN 610 Mixed-Signal Interfaces
ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)
More informationA 51pW Reference-Free Capacitive-Discharging Oscillator Architecture Operating at 2.8Hz. Sept Hui Wang and Patrick P.
A 51pW Reference-Free apacitive-discharging Oscillator Architecture Operating at 2.8Hz Sept. 28 2015 Hui Wang and Patrick P. Mercier Wireless Sensing Platform Long-Term Health Monitoring - Blood glucose
More informationNyquist-Rate D/A Converters. D/A Converter Basics.
Nyquist-Rate D/A Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 20 D/A Converter Basics. B in D/A is a digital signal (or word), B in b i B in = 2 1
More informationLecture 400 Discrete-Time Comparators (4/8/02) Page 400-1
Lecture 400 DiscreteTime omparators (4/8/02) Page 4001 LETURE 400 DISRETETIME OMPARATORS (LATHES) (READING: AH 475483) Objective The objective of this presentation is: 1.) Illustrate discretetime comparators
More informationEE 505. Lecture 27. ADC Design Pipeline
EE 505 Lecture 7 AD Design Pipeline Review Sampling Noise V n5 R S5 dv REF V n4 R S4 V ns V ns β= + If the ON impedance of the switches is small and it is assumed that = =, it can be shown that Vˆ IN-RMS
More informationResearch Article Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs
Hindawi Publishing Corporation LSI Design olume 1, Article ID 76548, 8 pages doi:1.1155/1/76548 Research Article Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs Yan Zhu, 1
More informationTop-Down Design of a xdsl 14-bit 4MS/s Σ Modulator in Digital CMOS Technology
Top-Down Design of a xdsl -bit 4MS/s Σ Modulator in Digital CMOS Technology R. del Río, J.M. de la Rosa, F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vázquez Instituto de Microelectrónica de Sevilla CNM-CSIC
More informationSuccessive Approximation ADCs
Department of Electrical and Computer Engineering Successive Approximation ADCs Vishal Saxena Vishal Saxena -1- Successive Approximation ADC Vishal Saxena -2- Data Converter Architectures Resolution [Bits]
More informationDiscrete-Time Filter (Switched-Capacitor Filter) IC Lab
Discreteime Filter (Switchedapacitor Filter) I Lab Discreteime Filters AntiAliasing Filter & Smoothing Filter f pass f stop A attenuation FIR Filters f max Windowing (Kaiser), Optimization 0 f s f max
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More information14 Gb/s AC Coupled Receiver in 90 nm CMOS. Masum Hossain & Tony Chan Carusone University of Toronto
14 Gb/s AC Coupled Receiver in 90 nm CMOS Masum Hossain & Tony Chan Carusone University of Toronto masum@eecg.utoronto.ca OUTLINE Chip-to-Chip link overview AC interconnects Link modelling ISI & sensitivity
More information2N5545/46/47/JANTX/JANTXV
N//7/JANTX/JANTXV Monolithic N-Channel JFET Duals Product Summary Part Number V GS(off) (V) V (BR)GSS Min (V) g fs Min (ms) I G Max (pa) V GS V GS Max (mv) N. to.. N. to.. N7. to.. Features Benefits Applications
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 18: March 27, 2018 Dynamic Logic, Charge Injection Lecture Outline! Sequential MOS Logic " D-Latch " Timing Constraints! Dynamic Logic " Domino
More informationAnalog and Mixed-Signal Center, TAMU
Analog and MixedSignal enter, TAMU SampleandHold ircuit S/H: S H S H S H S H S t i S/H circuit o o S/H command i Block Diagram Idealized Response t Performances of S & H Realistic Transient Response: Input
More informationLecture 10, ATIK. Data converters 3
Lecture, ATIK Data converters 3 What did we do last time? A quick glance at sigma-delta modulators Understanding how the noise is shaped to higher frequencies DACs A case study of the current-steering
More informationHigh-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments
Erik Jonsson School of Engineering & Computer Science High-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments Yun Chiu Erik Jonsson Distinguished Professor Texas Analog
More informationMonolithic N-Channel JFET Dual
N9 Monolithic N-Channel JFET Dual V GS(off) (V) V (BR)GSS Min (V) g fs Min (ms) I G Max (pa) V GS V GS Max (mv). to. Monolithic Design High Slew Rate Low Offset/Drift Voltage Low Gate Leakage: pa Low Noise:
More informationA novel Capacitor Array based Digital to Analog Converter
Chapter 4 A novel Capacitor Array based Digital to Analog Converter We present a novel capacitor array digital to analog converter(dac architecture. This DAC architecture replaces the large MSB (Most Significant
More informationDigital Integrated Circuits A Design Perspective
Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures
More information! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 9: March 9, 8 Memory Overview, Memory Core Cells Today! Charge Leakage/ " Domino Logic Design Considerations! Logic Comparisons! Memory " Classification
More information8-bit 50ksps ULV SAR ADC
8-bit 50ksps ULV SAR ADC Fredrik Hilding Rosenberg Master of Science in Electronics Submission date: June 2015 Supervisor: Trond Ytterdal, IET Norwegian University of Science and Technology Department
More informationUNIVERSITÀ DEGLI STUDI DI CATANIA. Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo
UNIVERSITÀ DEGLI STUDI DI CATANIA DIPARTIMENTO DI INGEGNERIA ELETTRICA, ELETTRONICA E DEI SISTEMI Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo
More informationLecture 310 Open-Loop Comparators (3/28/10) Page 310-1
Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop
More informationFrequency Detection of CDRs (1)
Frequency Detection of CDs (1) ecall that faster PLL locking can be accomplished by use of a phase-frequency detector (PFD): V in V up V up V dn -4 π -2 π +2 π +4 π φ in φ out 2V swing V f V dn K pd =
More informationLow-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement
Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Markus Bingesser austriamicrosystems AG Rietstrasse 4, 864 Rapperswil, Switzerland
More informationLecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1
Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog
More informationAn Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor. ΔΣ Modulator. Electronic Design Automation Laboratory
Electronic Design Automation Laboratory National Central University Department of Electrical Engineering, Taiwan ( R.O.C) An Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor
More informationSample-and-Holds David Johns and Ken Martin University of Toronto
Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 19: March 29, 2018 Memory Overview, Memory Core Cells Today! Charge Leakage/Charge Sharing " Domino Logic Design Considerations! Logic Comparisons!
More informationPipelined ADC Design - A Tutorial -
epartment of Electrical and omputer Engineering Pipelined A esign - A Tutorial - Based on Slides from r. Bibhudatta Sahoo University of Illinois at Urbana-hampaign Slides by Bibhudatta Sahoo -- Outline
More informationEE115C Digital Electronic Circuits Homework #4
EE115 Digital Electronic ircuits Homework #4 Problem 1 Power Dissipation Solution Vdd =1.0V onsider the source follower circuit used to drive a load L =20fF shown above. M1 and M2 are both NMOS transistors
More informationTHE SAR ADC basic structure is shown in Fig. 1.
INTL JOURNAL OF ELETRONIS AND TELEOMMUNIATIONS, 2013, VOL. 59, NO. 2, PP. 161 167 Manuscript received March 4, 2013; revised May, 2013. DOI: 10.2478/eletel-2013-0019 The Impact of Noise and Mismatch on
More informationEE 435. Lecture 36. Quantization Noise ENOB Absolute and Relative Accuracy DAC Design. The String DAC
EE 435 Lecture 36 Quantization Noise ENOB Absolute and elative Accuracy DAC Design The String DAC . eview from last lecture. Quantization Noise in ADC ecall: If the random variable f is uniformly distributed
More informationOversampling Converters
Oversampling Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 56 Motivation Popular approach for medium-to-low speed A/D and D/A applications requiring
More informationESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 017 Final Wednesday, May 3 4 Problems with point weightings shown.
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics D3 - A/D converters» Error taxonomy» ADC parameters» Structures and taxonomy» Mixed converters» Origin of errors 12/05/2011-1
More information24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL
24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL John G. Maneatis 1, Jaeha Kim 1, Iain McClatchie 1, Jay Maxey 2, Manjusha Shankaradas 2 True Circuits, Los Altos,
More informationDigital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories
Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification
More information! Memory. " RAM Memory. ! Cell size accounts for most of memory array size. ! 6T SRAM Cell. " Used in most commercial chips
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec : April 3, 8 Memory: Core Cells Today! Memory " RAM Memory " Architecture " Memory core " SRAM " DRAM " Periphery Penn ESE 57 Spring 8 - Khanna
More informationChapter 8. Low-Power VLSI Design Methodology
VLSI Design hapter 8 Low-Power VLSI Design Methodology Jin-Fu Li hapter 8 Low-Power VLSI Design Methodology Introduction Low-Power Gate-Level Design Low-Power Architecture-Level Design Algorithmic-Level
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationA LDO Regulator with Weighted Current Feedback Technique for 0.47nF-10nF Capacitive Load
A LDO Regulator with Weighted Current Feedback Technique for 0.47nF-10nF Capacitive Load Presented by Tan Xiao Liang Supervisor: A/P Chan Pak Kwong School of Electrical and Electronic Engineering 1 Outline
More informationMonolithic N-Channel JFET Duals
Monolithic N-Channel JFET Duals N96/97/98/99 Part Number V GS(off) (V) V (BR)GSS Min (V) Min (ms) I G Max (pa) V GS V GS Max (mv) N96.7 to N97.7 to N98.7 to N99.7 to Monolithic Design High Slew Rate Low
More informationESE319 Introduction to Microelectronics. Feedback Basics
Feedback Basics Stability Feedback concept Feedback in emitter follower One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability
More informationPower Dissipation. Where Does Power Go in CMOS?
Power Dissipation [Adapted from Chapter 5 of Digital Integrated Circuits, 2003, J. Rabaey et al.] Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit
More informationFinal Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.
Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationDesign for Manufacturability and Power Estimation. Physical issues verification (DSM)
Design for Manufacturability and Power Estimation Lecture 25 Alessandra Nardi Thanks to Prof. Jan Rabaey and Prof. K. Keutzer Physical issues verification (DSM) Interconnects Signal Integrity P/G integrity
More informationS.E. Sem. III [ETRX] Digital Circuit Design. t phl. Fig.: Input and output voltage waveforms to define propagation delay times.
S.E. Sem. III [ETRX] Digital ircuit Design Time : 3 Hrs.] Prelim Paper Solution [Marks : 80. Solve following : [20].(a) Explain characteristics of logic families. [5] haracteristics of logic families are
More informationLecture 6 Power Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010
EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng 6.1 Outline Power and Energy Dynamic Power Static Power 6.2 Power and Energy Power is drawn from a voltage source attached to the V DD
More informationESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 2018 Final Monday, Apr 0 5 Problems with point weightings shown.
More informationClock Strategy. VLSI System Design NCKUEE-KJLEE
Clock Strategy Clocked Systems Latch and Flip-flops System timing Clock skew High speed latch design Phase locked loop ynamic logic Multiple phase Clock distribution Clocked Systems Most VLSI systems are
More informationF14 Memory Circuits. Lars Ohlsson
Lars Ohlsson 2018-10-18 F14 Memory Circuits Outline Combinatorial vs. sequential logic circuits Analogue multivibrator circuits Noise in digital circuits CMOS latch CMOS SR flip flop 6T SRAM cell 1T DRAM
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 6: Power Consumption
EE115C Winter 2017 Digital Electronic Circuits Lecture 6: Power Consumption Four Key Design Metrics for Digital ICs Cost of ICs Reliability Speed Power EE115C Winter 2017 2 Power and Energy Challenges
More informationLecture 4, Noise. Noise and distortion
Lecture 4, Noise Noise and distortion What did we do last time? Operational amplifiers Circuit-level aspects Simulation aspects Some terminology Some practical concerns Limited current Limited bandwidth
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 4 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationLecture 23. CMOS Logic Gates and Digital VLSI I
ecture 3 CMOS ogic Gates and Digital SI I In this lecture you will learn: Digital ogic The CMOS Inverter Charge and Discharge Dynamics Power Dissipation Digital evels and Noise NFET Inverter Cut-off Saturation
More informationAssignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.
Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,
More informationEXAMPLE DESIGN PART 1
EE37 Advanced Analog ircuits Lecture 3 EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen understanding of MOS analog circuit
More informationDynamic operation 20
Dynamic operation 20 A simple model for the propagation delay Symmetric inverter (rise and fall delays are identical) otal capacitance is linear t p Minimum length devices R W C L t = 0.69R C = p W L 0.69
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 15: March 15, 2018 Euler Paths, Energy Basics and Optimization Midterm! Midterm " Mean: 89.7 " Standard Dev: 8.12 2 Lecture Outline! Euler
More informationCOMP 103. Lecture 16. Dynamic Logic
COMP 03 Lecture 6 Dynamic Logic Reading: 6.3, 6.4 [ll lecture notes are adapted from Mary Jane Irwin, Penn State, which were adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] COMP03
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationLecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Restore Output. Pass Transistor Logic. How compare.
ESE 570: igital Integrated ircuits and VLSI undamentals Lec 16: March 19, 2019 Euler Paths and Energy asics & Optimization Lecture Outline! Pass Transistor Logic! Logic omparison! Transmission Gates! Euler
More informationDESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C
MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First
More informationSemiconductor Memories
Semiconductor References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles of CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian
More informationVery Large Scale Integration (VLSI)
Very Large Scale Integration (VLSI) Lecture 4 Dr. Ahmed H. Madian Ah_madian@hotmail.com Dr. Ahmed H. Madian-VLSI Contents Delay estimation Simple RC model Penfield-Rubenstein Model Logical effort Delay
More informationCMOS Digital Integrated Circuits Lec 13 Semiconductor Memories
Lec 13 Semiconductor Memories 1 Semiconductor Memory Types Semiconductor Memories Read/Write (R/W) Memory or Random Access Memory (RAM) Read-Only Memory (ROM) Dynamic RAM (DRAM) Static RAM (SRAM) 1. Mask
More informationNOISE-SHAPING SAR ADCS
NOISE-SHAPING SAR ADCS by Jeffrey Alan Fredenburg A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy (Electrical Engineering) in the University of
More informationTopics. Dynamic CMOS Sequential Design Memory and Control. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut
Topics Dynamic CMOS Sequential Design Memory and Control Dynamic CMOS In static circuits at every point in time (except when switching) the output is connected to either GND or V DD via a low resistance
More informationAdvanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs
Advanced Analog Integrated Circuits Operational Transconductance Amplifier II Multi-Stage Designs Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard
More informationMonolithic N-Channel JFET Dual
N98 Monolithic N-Channel JFET Dual V GS(off) (V) V (BR)GSS Min (V) g fs Min (ms) I G Max (pa) V GS V GS Max (mv). to. Monolithic Design High Slew Rate Low Offset/Drift Voltage Low Gate Leakage: pa Low
More informationWhere Does Power Go in CMOS?
Power Dissipation Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit Path between Supply Rails during Switching Leakage Leaking
More informationEE 466/586 VLSI Design. Partha Pande School of EECS Washington State University
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 8 Power Dissipation in CMOS Gates Power in CMOS gates Dynamic Power Capacitance switching Crowbar
More informationMidterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 16: March 21, 2017 Transmission Gates, Euler Paths, Energy Basics Review Midterm! Midterm " Mean: 79.5 " Standard Dev: 14.5 2 Lecture Outline!
More informationA Nonuniform Quantization Scheme for High Speed SAR ADC Architecture
A Nonuniform Quantization Scheme for High Speed SAR ADC Architecture Youngchun Kim Electrical and Computer Engineering The University of Texas Wenjuan Guo Intel Corporation Ahmed H Tewfik Electrical and
More informationDigital Integrated Circuits A Design Perspective
Designing ombinational Logic ircuits dapted from hapter 6 of Digital Integrated ircuits Design Perspective Jan M. Rabaey et al. opyright 2003 Prentice Hall/Pearson 1 ombinational vs. Sequential Logic In
More informationTopics to be Covered. capacitance inductance transmission lines
Topics to be Covered Circuit Elements Switching Characteristics Power Dissipation Conductor Sizes Charge Sharing Design Margins Yield resistance capacitance inductance transmission lines Resistance of
More informationWARM SRAM: A Novel Scheme to Reduce Static Leakage Energy in SRAM Arrays
WARM SRAM: A Novel Scheme to Reduce Static Leakage Energy in SRAM Arrays Mahadevan Gomathisankaran Iowa State University gmdev@iastate.edu Akhilesh Tyagi Iowa State University tyagi@iastate.edu ➀ Introduction
More informationDC and Transient. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.
DC and Transient Courtesy of Dr. Daehyun Lim@WSU, Dr. Harris@HMC, Dr. Shmuel Wimer@BIU and Dr. Choi@PSU http://csce.uark.edu +1 (479) 575-604 yrpeng@uark.edu Pass Transistors We have assumed source is
More informationAnnouncements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power
- Fall 2002 Lecture 7 MOS Capacitances Inverter Delay Power Announcements Wednesday 12-3pm lab cancelled Lab 4 this week Homework 2 due today at 5pm Homework 3 posted tonight Today s lecture MOS capacitances
More informationCMOS scaling rules Power density issues and challenges Approaches to a solution: Dimension scaling alone Scaling voltages as well
6.01 - Microelectronic Devices and Circuits Lecture 16 - CMOS scaling; The Roadmap - Outline Announcements PS #9 - Will be due next week Friday; no recitation tomorrow. Postings - CMOS scaling (multiple
More informationChapter Overview. Memory Classification. Memory Architectures. The Memory Core. Periphery. Reliability. Memory
SRAM Design Chapter Overview Classification Architectures The Core Periphery Reliability Semiconductor Classification RWM NVRWM ROM Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable
More informationLecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters
Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties
More informationMTJ-Based Nonvolatile Logic-in-Memory Architecture and Its Application
2011 11th Non-Volatile Memory Technology Symposium @ Shanghai, China, Nov. 9, 20112 MTJ-Based Nonvolatile Logic-in-Memory Architecture and Its Application Takahiro Hanyu 1,3, S. Matsunaga 1, D. Suzuki
More informationThe Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 Transistor Resistance Two
More informationModeling All-MOS Log-Domain Σ A/D Converters
DCIS 04 Modeling All-MOS Log Σ ADCs Intro Circuits Modeling Example Conclusions 1/22 Modeling All-MOS Log-Domain Σ A/D Converters X.Redondo 1, J.Pallarès 2 and F.Serra-Graells 1 1 Institut de Microelectrònica
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 17: March 26, 2019 Energy Optimization & Design Space Exploration Penn ESE 570 Spring 2019 Khanna Lecture Outline! Energy Optimization! Design
More informationMonolithic N-Channel JFET Dual
N98 Monolithic N-Channel JFET Dual V GS(off) (V) V (BR)GSS Min (V) g fs Min (ms) I G Max (pa) V GS V GS Max (mv). to. Monolithic Design High Slew Rate Low Offset/Drift Voltage Low Gate Leakage: pa Low
More informationEECS 141: FALL 05 MIDTERM 1
University of California College of Engineering Department of Electrical Engineering and Computer Sciences D. Markovic TuTh 11-1:3 Thursday, October 6, 6:3-8:pm EECS 141: FALL 5 MIDTERM 1 NAME Last SOLUTION
More information