ECEN 610 Mixed-Signal Interfaces

Size: px
Start display at page:

Download "ECEN 610 Mixed-Signal Interfaces"

Transcription

1 ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1

2 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610

3 ZOH vs. Track-and-Hold V(t) Zero acquisition time Infinite bandwidth 0 T T T t Not realistic V(t) H T H T H T H T H T 0 T T T/ t T/ acquisition time Finite bandwidth Practical Spring 014 S. Hoyos-ECEN-610 3

4 A Simple T/H Ф V i R S C S R on V Tp PMOS NMOS V Tn R 1 on C ox W L V DD V th V i CMOS 0 V i V DD MOS technology is naturally suitable for implementing T/H. The lowpass SC network determines the tracking bandwidth of the T/H. Top-plate sampling leads to signal-dependent switch on-resistance. Spring 014 S. Hoyos-ECEN-610 4

5 Tracking Bandwidth (TBW) R S R on Ron V i C S TBW 1 R R S on CS 0 V i V DD Tracking bandwidth determines how promptly can follow V i. Typically TBW is many times greater than the max signal bandwidth. Spring 014 S. Hoyos-ECEN-610 5

6 Dispersion H(jω) 1 Magnitude response Non-uniform phase delay 0 ω 0 ω Non-uniform group delay H(jω) ω 0 ω Phase delay : H j t p Group delay : t g dh j d Spring 014 S. Hoyos-ECEN-610 6

7 Dispersion R S R on V i C S t t Waveform distortion mainly due to non-uniform phase- and group-delay. Shape of waveform not very sensitive to the lowpass magnitude response as long as the signal bandwidth is on the order of the TBW. Spring 014 S. Hoyos-ECEN-610 7

8 Signal-Dependent R on Ф V i R S C S R on V Tp PMOS NMOS V Tn R 1 on C ox W L V DD V th V i CMOS 0 V i V DD Top-plate sampling leads to signal-dependent switch on-resistance signal-dependent TBW extra waveform distortion. Signal-dependent R on and dispersion are both insignificant if TBW is sufficiently large (>> f in, depending on the T/H accuracy). Spring 014 S. Hoyos-ECEN-610 8

9 Ideal T/H V(t) Hold Track Hold t Sufficient tracking bandwidth negligible tracking error Well-defined sampling instant (asserted by clock rising/falling edge) Zero track- and hold-mode offset errors Spring 014 S. Hoyos-ECEN-610 9

10 T/H Errors (Track Mode) V(t) δ 1 δ Droop Δt Hold Track Hold t Finite tracking bandwidth tracking error, T/H memory Track-mode offset (can be signal-dependent) Spring 014 S. Hoyos-ECEN

11 Acquisition Time (t acq ) R S R on Accuracy t acq V i C S 1% (7b) 5 0.1% (10b) 7 1 TBW R R S on CS 0.01% (13b) 9 R on C ox W L 1 V V V ox DD th i ch DD th i C L WL V V V L Q Short L, thin t ox, large W, large v, small V i all help reduce R on. Spring 014 S. Hoyos-ECEN

12 T/H Errors (T-to-H Transition) V(t) δ 1 δ Droop Δt Hold Track Hold t Pedestal error (often signal-dependent) resulted from switch turn-off nonidealities (clock feedthrough and charge injection). Aperture delay the delay Δt b/t the hold command and the hold action Aperture jitter the random variation in Δt (i.e., sampling clock jitter) Spring 014 S. Hoyos-ECEN-610 1

13 Sampling Switch CF and CI Ф Z i C gs C gd ut Ф V DD 0 V in +V th V in Q ch C S Switch on Switch off Fast turn-off Slow turn-off Clock feedthrough Cgs V C C C gs S V DD Charge injection V C ox WL V C gs V Vin V V 0 th Cgs CS DD gs V C th S V in Spring 014 S. Hoyos-ECEN

14 Spring 014 S. Hoyos-ECEN T/H Pedestal Error th DD S gs ox DD S gs gs i S gs ox o os i o V V C C WL C V C C C V C C WL C V V V V th S gs gs i S gs gs o os i o V C C C V C C C V V V V 1 1 Slow turn-off: Fast turn-off:

15 T/H Speed-Accuracy Tradeoff Pedestal error: 1 V Q C ch S TBW: TBW 1 Q R C L C on S ch S Therefore: V TBW 1 Q C ch S L CS L Q ch Technology scaling improves T/H performance! Spring 014 S. Hoyos-ECEN

16 Aperture Delay (Δt) CH 1 Φ 1 V Φ 1 in CH Φ Φ Fixed aperture delay is usually not of problem in a single-channel T/H. Non-uniform aperture delay among interleaved T/H channels are the dominant sampling error source (Δt 1, Δt are also called sampling clock skew) Spring 014 S. Hoyos-ECEN

17 Aperture Jitter V(t) dv dt δv Track δt Hold t Ref: M. Shinagawa, Y. Akazawa, and T. Wakimoto, "Jitter analysis of high-speed sampling systems," IEEE Journal of Solid-State Circuits, vol. 5, pp. 0-4, issue 1, Spring 014 S. Hoyos-ECEN

18 Aperture Jitter V i t Asin t t Asint cost Acost sint Asin Asin t 1 sin Acost t t Acost for smallt. t V t Asint t Acost i T A t 1 T t t A cost 0 t dt A t t sin cos t "Cyclostationary" SNR A 1 t t A Spring 014 S. Hoyos-ECEN

19 Aperture Jitter = 0.1ps t t = 1ps = 10ps t = 100ps t SNR [db] SNR 0 LOG10 πfσ t Input Freq [Hz] Spring 014 S. Hoyos-ECEN

20 T/H Errors (Hold Mode) V(t) δ 1 δ Droop Δt Hold Track Hold t Hold-mode droop caused by off-switch/diode/gate leakage Hold-mode input feedthrough (i.e., due to capacitive coupling) Spring 014 S. Hoyos-ECEN-610 0

21 Evaluating T/H Performance kt/c noise: V N 4kTR jf RC S df kt C S T = 300K C S kt/c SNDR: SNDR V i V N A t V 1pF 100pF 10fF 64μV 6.4μV 640μV Noise Jitter Distortion Spring 014 S. Hoyos-ECEN-610 1

22 CMOS S/H Spring 014 S. Hoyos-ECEN-610

23 Top-Plate Sampling R S Ф V i C S Pros Simple, minimum number of devices Wideband, zero track-mode offset Cons Signal-dependent tracking bandwidth Signal-dependent charge injection and clock feedthrough Signal-dependent aperture delay (sampling point) Spring 014 S. Hoyos-ECEN-610 3

24 CMOS Switch Ф R on PMOS NMOS V i V Tp V Tn Ф C S CMOS 0 V i V DD R on of the NMOS and PMOS devices complement each other. R on still depends on V in and is sensitive to N/P matching. Large parasitic capacitance due to PMOS switch. Spring 014 S. Hoyos-ECEN-610 4

25 Clock Bootstrapping Φ Φ R on In V DD M 1 Out 0 V i V DD Constant gate overdrive voltage V GS = V DD for the switch. R on to the first order does not depend on V in. NMOS device only, less parasitic capacitance. Spring 014 S. Hoyos-ECEN-610 5

26 Clock Bootstrapping Ref: A. M. Abo and P. R. Gray, "A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline ADC," IEEE Journal of Solid-State Circuits, vol. 34, pp , issue 5, Spring 014 S. Hoyos-ECEN-610 6

27 Dummy Switch Ф Ф V i W W L C S L Initial size of dummy chosen with the assumption of a 50/50 split of Q ch ; usually (W/L) dummy < ½(W/L) switch in practice. The nonlinear dependence of CI on Z i, C S, and clock slew rate makes it difficult to achieve a precise cancellation. Ф_ rising edge must trail Ф falling edge. Spring 014 S. Hoyos-ECEN-610 7

28 Balanced Switch + Dummy Ф Ф V i C S W W L C S L TBW Parasitics Ref: L. A. Bienstman and H. J. De Man, "An eight-channel 8 bit microprocessor compatible NMOS D/A converter with programmable scaling," IEEE Journal of Solid-State Circuits, vol. 15, pp , issue 6, Spring 014 S. Hoyos-ECEN-610 8

29 Signal-Dependent Aperture Delay V DD Ф V th (V i ) Switch on 0 V i +V th (V i ) Switch off V V i o t t Asin t, V i Asin t SR t Non-uniform sampling due to signal-dependent aperture delay causes distortion. Large slew-rate (SR) of clock edge and small V in mitigate the effect. Spring 014 S. Hoyos-ECEN-610 9

30 Signal Distortion V o t Vi Asin t SR Asin V SR Asin V SR V i o SR Asin t t Acos SR i t cos Acost i i t Acost for small. i t V t V t Acost SR Vi sin SR V SR 1 t A sint nd -order SDR A A SR A SR Spring 014 S. Hoyos-ECEN

31 Fully-Differential T/H Ф V i + M 1 C S + + f in 0.5GHz V DD 1.8V t f 0.1ns V i - M C S - - A 0.5V SDR (SE) 4.dB SDR (DIFF)? All even-order distortions are cancelled, including the signal-dependent aperture delay-induced distortion. Actual cancellation is limited by the P/N mismatch (1-10% typically). Spring 014 S. Hoyos-ECEN

32 Bottom-Plate Sampling Ф C S X V i Ф Ф e Ф e Ф Bottom-plate switch opens slightly earlier than the top-plate switches. CF and CI of switch Φ e are much less signal-dependent! Bootstrapping the top-plate switch further helps. For A/D converters of more than 8-bit resolution. Less tracking bandwidth due to more switches in series. Signal swing at node X is not completely zero! Spring 014 S. Hoyos-ECEN-610 3

33 Sample-and-Hold Amplifier (SHA) Spring 014 S. Hoyos-ECEN

34 Flip-Over SHA V i + Ф 1 C S + Ф 1e Ф + Ф 1 Ф 1e V i - Ф 1 C S - Ф 1e Ф - Ф T H CMFB not shown Non-inverting, 1X closed-loop gain Nonoverlapping two-phase clock with early sampling phase CF and CI to the 1 st order independent of V in and cancelled differentially Large open-loop gain of op-amp ensures the linearity of the SHA. Spring 014 S. Hoyos-ECEN

35 Inverting SHA C H + V i + V i - Ф 1 Ф Ф 1 C S + C S - Ф 1e Ф 1 Ф 1 Ф Ф + - CMOS or bootstrapped switches are required when passing signals with large swing C H - Closed-loop gain determined by the ratio C S /C H (mismatch?) Ref: R. C. Yen and P. R. Gray, A MOS switched-capacitor instrumentation amplifier, IEEE Journal of Solid-State Circuits, vol. 17, pp , issue 6, 198. Spring 014 S. Hoyos-ECEN

36 Inverting SHA (Track-Mode) C H + V i + V i - Ф 1 C S + C S - Ф 1e Ф 1 Ф 1e W L Ф 1e W L/ W L/ Ф 1 Ф 1 C H - CF and CI to the 1 st order independent of V in and cancelled differentially Φ 1e switch is equivalent to two switches of L/ channel length. Spring 014 S. Hoyos-ECEN

37 Inverting SHA (Hold-Mode) C H + Ф C S + C S - Ф Ф + - CM DM C H - For 1X gain, the feedback factor (β) is half that of the flip-over SHA. Floating switch Φ in hold-mode flexible input common mode Useful for single-ended to differential conversion Spring 014 S. Hoyos-ECEN

38 Equivalent Circuits (Hold-Mode) C H Ф C H Ф C S C S V i,dm A dm + Ф + V i,cm A cm DM CM Floating switch Φ in hold-mode flexible input common mode Useful for single-ended to differential conversion Spring 014 S. Hoyos-ECEN

39 AZ Flip-Around SHA Ф 1 + C Ф S Ф 1e + + V i s V i - Ф 1 C S - Ф Ф 1e - Bottom-plate sampling Op-amp offset compensated by autozeroing Stability in track-mode and fast settling in hold-mode Spring 014 S. Hoyos-ECEN

40 Closed-Loop SHA Ф Ф C S V i A 1 X A A two-stage Miller-compensated op-amp well-known design CF and CI to the 1 st order independent of V in if A is large (V X 0) always active and valid Large slew-rate of A 1 needed for fast tracking Ref: K. R. Stafford et al., "A complete monolithic sample/hold amplifier," IEEE Journal of Solid-State Circuits, vol. 9, pp , issue 6, Spring 014 S. Hoyos-ECEN

41 Open-Loop SHA Ф Ф Ф 1 Ф C S V i W L C S W L 1X V i Ф 1 Ф 1e 1X Top-plate sampling Bottom-plate sampling Typically 1X buffer gain to widen the TBW Can utilize either top-plate (faster) or bottom-plate sampling Suitable for very high-speed, low-resolution S/H applications. Spring 014 S. Hoyos-ECEN

42 Interpolation Spring 014 S. Hoyos-ECEN-610 4

43 Interpolation V i V R 1 V R V R 3 3 V R 1 V R V R 3 Uniformly spaced zero-crossings in flash ADCs Ref: R. van de Grift, I. W. J. M. Rutten, and M. van der Veen, "An 8-bit video ADC incorporating folding and interpolation techniques," IEEE Journal of Solid-State Circuits, vol., pp , issue 6, Spring 014 S. Hoyos-ECEN

44 Resistive Interpolation V i V R V R 3 3 V R 1 V R V R 3 Intermediate zero-crossings are recovered by interpolation. DNL is improved by voltage interpolation. Requires overlapped linear regions b/t adjacent preamps. Spring 014 S. Hoyos-ECEN

45 Interpolation Nonlinearity A V A V B /4+V A *3/4 V A /+V B / V B *3/4+V A /4 A B B V B Nonlinear TF of preamps cause errors in the interpolated zero-crossings. Interpolation nonlinearity directly translates into DNL and INL. Impedance mismatch due to interpolation also causes dynamic errors. Spring 014 S. Hoyos-ECEN

46 Interpolation Nonlinearity A R R/4 R/4 V A V B /4+V A *3/4 V A /+V B / V B *3/4+V A /4 Interpolation factor of 4 Latch input bandwidth equalized Critical if input SHA is not used B R V B Nonlinear interpolation errors remain Ref: R. J. van de Plassche and P. Baltus, "An 8-bit 100-MHz full-nyquist analog-todigital converter," IEEE Journal of Solid-State Circuits, vol. 3, pp , issue 6, Spring 014 S. Hoyos-ECEN

47 Interpolation Nonlinearity A V A B V B /4+V A *3/4 V A /+V B / V B *3/4+V A /4 V B Resistive mesh network improves impedance matching at latch input. X interpolation avoids the interpolation error. Ref: P. Vorenkamp and R. Roovers, "A 1-b, 60-MSample/s cascaded folding and interpolating ADC," IEEE Journal of Solid-State Circuits, vol. 3, pp , issue 1, Spring 014 S. Hoyos-ECEN

48 Capacitive Interpolation K. Kusumoto, JSSC, Dec Spring 014 S. Hoyos-ECEN

49 Current Interpolation Less accurate than voltage interpolation due to mismatch of current mirrors Ref: M. Steyaert, R. Roovers, and J. Craninckx, "100 MHz 8 bit CMOS interpolating A/D converter," in Proceedings of IEEE Custom Integrated Circuits Conference, 1993, pp Spring 014 S. Hoyos-ECEN

50 Features of Interpolation Reduces the total number of preamps by the interpolation factor. Total number of latches stay the same. Reduces the total input capacitance (larger input BW). More area- and power-efficient than straight flash ADC. Voltage interpolation improves DNL. Loading of interpolation network decreases the preamp gain/bw. Subject to preamp nonlinearities. Spring 014 S. Hoyos-ECEN

51 Averaging Spring 014 S. Hoyos-ECEN

52 Averaged Output Flash ADC Ref: A Technique For Reducing Differential Non-linearity Errors In Flash A/D Converters, Kattmann, K.; Barrow, J.; Solid-State Circuits Conference, Digest of Technical Papers. 38th ISSCC., 1991 IEEE International Feb Page(s): Spring 014 S. Hoyos-ECEN-610 5

53 Improved Performance Spring 014 S. Hoyos-ECEN

54 Spring 014 S. Hoyos-ECEN

55 Spring 014 S. Hoyos-ECEN

56 Spring 014 S. Hoyos-ECEN

57 Spring 014 S. Hoyos-ECEN

58 Spring 014 S. Hoyos-ECEN

59 Spring 014 S. Hoyos-ECEN

60 Spring 014 S. Hoyos-ECEN

61 Spring 014 S. Hoyos-ECEN

62 Spring 014 S. Hoyos-ECEN-610 6

ELEN 610 Data Converters

ELEN 610 Data Converters Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power

More information

Sample-and-Holds David Johns and Ken Martin University of Toronto

Sample-and-Holds David Johns and Ken Martin University of Toronto Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters

More information

Design of Analog Integrated Circuits

Design of Analog Integrated Circuits Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4

More information

Summary Last Lecture

Summary Last Lecture EE247 Lecture 19 ADC Converters Sampling (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track & hold T/H circuits T/H combined

More information

System on a Chip. Prof. Dr. Michael Kraft

System on a Chip. Prof. Dr. Michael Kraft System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor

More information

EE247 Lecture 16. Serial Charge Redistribution DAC

EE247 Lecture 16. Serial Charge Redistribution DAC EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic

More information

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater

More information

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

More information

Nyquist-Rate D/A Converters. D/A Converter Basics.

Nyquist-Rate D/A Converters. D/A Converter Basics. Nyquist-Rate D/A Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 20 D/A Converter Basics. B in D/A is a digital signal (or word), B in b i B in = 2 1

More information

Lecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1

Lecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog

More information

EE247 Lecture 19. EECS 247 Lecture 19: Data Converters 2006 H.K. Page 1. Summary Last Lecture

EE247 Lecture 19. EECS 247 Lecture 19: Data Converters 2006 H.K. Page 1. Summary Last Lecture EE247 Lecture 19 ADC Converters Sampling (continued) Clock boosters (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track

More information

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties

More information

Successive Approximation ADCs

Successive Approximation ADCs Department of Electrical and Computer Engineering Successive Approximation ADCs Vishal Saxena Vishal Saxena -1- Successive Approximation ADC Vishal Saxena -2- Data Converter Architectures Resolution [Bits]

More information

Lecture 10, ATIK. Data converters 3

Lecture 10, ATIK. Data converters 3 Lecture, ATIK Data converters 3 What did we do last time? A quick glance at sigma-delta modulators Understanding how the noise is shaped to higher frequencies DACs A case study of the current-steering

More information

University of Toronto. Final Exam

University of Toronto. Final Exam University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last

More information

Analog and Mixed-Signal Center, TAMU

Analog and Mixed-Signal Center, TAMU Analog and MixedSignal enter, TAMU SampleandHold ircuit S/H: S H S H S H S H S t i S/H circuit o o S/H command i Block Diagram Idealized Response t Performances of S & H Realistic Transient Response: Input

More information

Nyquist-Rate A/D Converters

Nyquist-Rate A/D Converters IsLab Analog Integrated ircuit Design AD-51 Nyquist-ate A/D onverters כ Kyungpook National University IsLab Analog Integrated ircuit Design AD-1 Nyquist-ate MOS A/D onverters Nyquist-rate : oversampling

More information

Advanced Current Mirrors and Opamps

Advanced Current Mirrors and Opamps Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------

More information

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop

More information

Digital Integrated Circuits A Design Perspective

Digital Integrated Circuits A Design Perspective Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures

More information

Topics. Dynamic CMOS Sequential Design Memory and Control. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

Topics. Dynamic CMOS Sequential Design Memory and Control. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut Topics Dynamic CMOS Sequential Design Memory and Control Dynamic CMOS In static circuits at every point in time (except when switching) the output is connected to either GND or V DD via a low resistance

More information

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may

More information

Pipelined multi step A/D converters

Pipelined multi step A/D converters Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 18: March 27, 2018 Dynamic Logic, Charge Injection Lecture Outline! Sequential MOS Logic " D-Latch " Timing Constraints! Dynamic Logic " Domino

More information

Amplifiers, Source followers & Cascodes

Amplifiers, Source followers & Cascodes Amplifiers, Source followers & Cascodes Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 02 Operational amplifier Differential pair v- : B v + Current mirror

More information

Data Converter Fundamentals

Data Converter Fundamentals Data Converter Fundamentals David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 33 Introduction Two main types of converters Nyquist-Rate Converters Generate output

More information

Semiconductor Memory Classification

Semiconductor Memory Classification Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable (PROM) SRAM FIFO FLASH

More information

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 ECE 6412, Spring 2002 Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 Problem 1O 2O 3 4 5 6 7 8 Score INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of

More information

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution) Georgia Institute of Technology School of Electrical and Computer Engineering Midterm-1 Exam (Solution) ECE-6414 Spring 2012 Friday, Feb. 17, 2012 Duration: 50min First name Solutions Last name Solutions

More information

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +

More information

Lecture 400 Discrete-Time Comparators (4/8/02) Page 400-1

Lecture 400 Discrete-Time Comparators (4/8/02) Page 400-1 Lecture 400 DiscreteTime omparators (4/8/02) Page 4001 LETURE 400 DISRETETIME OMPARATORS (LATHES) (READING: AH 475483) Objective The objective of this presentation is: 1.) Illustrate discretetime comparators

More information

Stability and Frequency Compensation

Stability and Frequency Compensation 類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,

More information

EE 505. Lecture 27. ADC Design Pipeline

EE 505. Lecture 27. ADC Design Pipeline EE 505 Lecture 7 AD Design Pipeline Review Sampling Noise V n5 R S5 dv REF V n4 R S4 V ns V ns β= + If the ON impedance of the switches is small and it is assumed that = =, it can be shown that Vˆ IN-RMS

More information

Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg

Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg Errata 2 nd Ed. (5/22/2) Page Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg Page Errata 82 Line 4 after figure 3.2-3, CISW CJSW 88 Line between Eqs. (3.3-2)

More information

Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement

Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Markus Bingesser austriamicrosystems AG Rietstrasse 4, 864 Rapperswil, Switzerland

More information

Integrated Circuit Operational Amplifiers

Integrated Circuit Operational Amplifiers Analog Integrated Circuit Design A video course under the NPTEL Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India National Programme on Technology Enhanced

More information

EE141Microelettronica. CMOS Logic

EE141Microelettronica. CMOS Logic Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit

More information

ECEN 326 Electronic Circuits

ECEN 326 Electronic Circuits ECEN 326 Electronic Circuits Stability Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Ideal Configuration V i Σ V ε a(s) V o V fb f a(s) = V o V ε (s)

More information

Electronic Circuits Summary

Electronic Circuits Summary Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

More information

Systematic Design of Operational Amplifiers

Systematic Design of Operational Amplifiers Systematic Design of Operational Amplifiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 061 Table of contents Design of Single-stage OTA Design of

More information

Nonideal Effects in SC circuits

Nonideal Effects in SC circuits Nonideal Effects in SC circuits Switches: Nonzero on -resistance Clock feedthrough / charge injection Junction leakage, capacitance Noise Capacitors: Capacitance errors Voltage and temperature dependence

More information

Lecture 37: Frequency response. Context

Lecture 37: Frequency response. Context EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in

More information

SHM-14 Ultra-Fast, 14-Bit Linear Monolithic Sample-Hold Amplifiers

SHM-14 Ultra-Fast, 14-Bit Linear Monolithic Sample-Hold Amplifiers INNOVATION and EX C ELL E N C E Ultra-Fast, 1-Bit Linear Monolithic Sample-Hold Amplifiers FEATURES Fast acquisition time: 10ns to ±0.1% 0ns to ±0.0% ns to ±0.01% ±0.001% Nonlinearity 6µV rms output noise

More information

Input-Dependent Sampling-Time Error Effects Due to Finite Clock Slope in MOS Samplers

Input-Dependent Sampling-Time Error Effects Due to Finite Clock Slope in MOS Samplers IEICE TRANS. ELECTRON., VOL.E87 C, NO.6 JUNE 004 1015 LETTER Special Section on Analog Circuit and Device Technologies Input-Dependent Sampling-Time Error Effects Due to Finite Clock Slope in MOS Samplers

More information

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D. Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,

More information

EE115C Digital Electronic Circuits Homework #4

EE115C Digital Electronic Circuits Homework #4 EE115 Digital Electronic ircuits Homework #4 Problem 1 Power Dissipation Solution Vdd =1.0V onsider the source follower circuit used to drive a load L =20fF shown above. M1 and M2 are both NMOS transistors

More information

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First

More information

Modeling All-MOS Log-Domain Σ A/D Converters

Modeling All-MOS Log-Domain Σ A/D Converters DCIS 04 Modeling All-MOS Log Σ ADCs Intro Circuits Modeling Example Conclusions 1/22 Modeling All-MOS Log-Domain Σ A/D Converters X.Redondo 1, J.Pallarès 2 and F.Serra-Graells 1 1 Institut de Microelectrònica

More information

EXAMPLE DESIGN PART 2

EXAMPLE DESIGN PART 2 ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog

More information

! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.

! Charge Leakage/Charge Sharing.  Domino Logic Design Considerations. ! Logic Comparisons. ! Memory.  Classification.  ROM Memories. ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 9: March 9, 8 Memory Overview, Memory Core Cells Today! Charge Leakage/ " Domino Logic Design Considerations! Logic Comparisons! Memory " Classification

More information

EXAMPLE DESIGN PART 2

EXAMPLE DESIGN PART 2 ECE37 Advanced Analog Circuits Lecture 4 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog

More information

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response Advanced Analog Integrated Circuits Operational Transconductance Amplifier I & Step Response Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser

More information

ECE 546 Lecture 11 MOS Amplifiers

ECE 546 Lecture 11 MOS Amplifiers ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase

More information

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification

More information

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs Advanced Analog Integrated Circuits Operational Transconductance Amplifier II Multi-Stage Designs Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard

More information

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam

More information

Analog and Telecommunication Electronics

Analog and Telecommunication Electronics Politecnico di Torino - ICT School Analog and Telecommunication Electronics D3 - A/D converters» Error taxonomy» ADC parameters» Structures and taxonomy» Mixed converters» Origin of errors 12/05/2011-1

More information

CMOS Digital Integrated Circuits Lec 13 Semiconductor Memories

CMOS Digital Integrated Circuits Lec 13 Semiconductor Memories Lec 13 Semiconductor Memories 1 Semiconductor Memory Types Semiconductor Memories Read/Write (R/W) Memory or Random Access Memory (RAM) Read-Only Memory (ROM) Dynamic RAM (DRAM) Static RAM (SRAM) 1. Mask

More information

EEE 421 VLSI Circuits

EEE 421 VLSI Circuits EEE 421 CMOS Properties Full rail-to-rail swing high noise margins» Logic levels not dependent upon the relative device sizes transistors can be minimum size ratioless Always a path to V dd or GND in steady

More information

CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002

CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002 CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING 18-322 DIGITAL INTEGRATED CIRCUITS FALL 2002 Final Examination, Monday Dec. 16, 2002 NAME: SECTION: Time: 180 minutes Closed

More information

Chapter 2 Switched-Capacitor Circuits

Chapter 2 Switched-Capacitor Circuits Chapter 2 Switched-Capacitor Circuits Abstract his chapter introduces SC circuits. A brief description is given for the main building blocks of a SC filter (operational amplifiers, switches, capacitors,

More information

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

More information

An Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor. ΔΣ Modulator. Electronic Design Automation Laboratory

An Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor. ΔΣ Modulator. Electronic Design Automation Laboratory Electronic Design Automation Laboratory National Central University Department of Electrical Engineering, Taiwan ( R.O.C) An Efficient Bottom-Up Extraction Approach to Build the Behavioral Model of Switched-Capacitor

More information

SWITCHED CAPACITOR AMPLIFIERS

SWITCHED CAPACITOR AMPLIFIERS SWITCHED CAPACITOR AMPLIFIERS AO 0V 4. AO 0V 4.2 i Q AO 0V 4.3 Q AO 0V 4.4 Q i AO 0V 4.5 AO 0V 4.6 i Q AO 0V 4.7 Q AO 0V 4.8 i Q AO 0V 4.9 Simple amplifier First approach: A 0 = infinite. C : V C = V s

More information

Top-Down Design of a xdsl 14-bit 4MS/s Σ Modulator in Digital CMOS Technology

Top-Down Design of a xdsl 14-bit 4MS/s Σ Modulator in Digital CMOS Technology Top-Down Design of a xdsl -bit 4MS/s Σ Modulator in Digital CMOS Technology R. del Río, J.M. de la Rosa, F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vázquez Instituto de Microelectrónica de Sevilla CNM-CSIC

More information

ECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter

ECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter ECE 438: Digital Integrated Circuits Assignment #4 The Inverter Text: Chapter 5, Digital Integrated Circuits 2 nd Ed, Rabaey 1) Consider the CMOS inverter circuit in Figure P1 with the following parameters.

More information

EEC 118 Lecture #5: CMOS Inverter AC Characteristics. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

EEC 118 Lecture #5: CMOS Inverter AC Characteristics. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation EEC 8 Lecture #5: CMOS Inverter AC Characteristics Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Acknowledgments Slides due to Rajit Manohar from ECE 547 Advanced

More information

Semiconductor Memories

Semiconductor Memories Semiconductor References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles of CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian

More information

Chapter 10 Feedback. PART C: Stability and Compensation

Chapter 10 Feedback. PART C: Stability and Compensation 1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits

More information

EE241 - Spring 2000 Advanced Digital Integrated Circuits. References

EE241 - Spring 2000 Advanced Digital Integrated Circuits. References EE241 - Spring 2000 Advanced Digital Integrated Circuits Lecture 26 Memory References Rabaey, Digital Integrated Circuits Memory Design and Evolution, VLSI Circuits Short Course, 1998.» Gillingham, Evolution

More information

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS ) ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets

More information

Topics to be Covered. capacitance inductance transmission lines

Topics to be Covered. capacitance inductance transmission lines Topics to be Covered Circuit Elements Switching Characteristics Power Dissipation Conductor Sizes Charge Sharing Design Margins Yield resistance capacitance inductance transmission lines Resistance of

More information

Feedback Transimpedance & Current Amplifiers

Feedback Transimpedance & Current Amplifiers Feedback Transimpedance & Current Amplifiers Willy Sansen KULeuven, ESATMICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 1005 141 Table of contents Introduction Shuntshunt FB for Transimpedance

More information

D/A Converters. D/A Examples

D/A Converters. D/A Examples D/A architecture examples Unit element Binary weighted Static performance Component matching Architectures Unit element Binary weighted Segmented Dynamic element matching Dynamic performance Glitches Reconstruction

More information

University of Toronto. Final Exam

University of Toronto. Final Exam University of Toronto Final Exam Date - Apr 18, 011 Duration:.5 hrs ECE334 Digital Electronics Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last

More information

Power Dissipation. Where Does Power Go in CMOS?

Power Dissipation. Where Does Power Go in CMOS? Power Dissipation [Adapted from Chapter 5 of Digital Integrated Circuits, 2003, J. Rabaey et al.] Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit

More information

EE241 - Spring 2003 Advanced Digital Integrated Circuits

EE241 - Spring 2003 Advanced Digital Integrated Circuits EE241 - Spring 2003 Advanced Digital Integrated Circuits Lecture 16 Energy-Recovery Circuits SOI Technology and Circuits Optimal EDP Contours 1 Leakage and Switching ELk 2 = ESw Opt L ln d K tech α avg

More information

F14 Memory Circuits. Lars Ohlsson

F14 Memory Circuits. Lars Ohlsson Lars Ohlsson 2018-10-18 F14 Memory Circuits Outline Combinatorial vs. sequential logic circuits Analogue multivibrator circuits Noise in digital circuits CMOS latch CMOS SR flip flop 6T SRAM cell 1T DRAM

More information

Master Degree in Electronic Engineering. Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y Switched Capacitor

Master Degree in Electronic Engineering. Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y Switched Capacitor Master Degree in Electronic Engineering TOP-UIC Torino-Chicago Double Degree Project Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y. 2013-2014 Switched Capacitor Working Principles

More information

Semiconductor memories

Semiconductor memories Semiconductor memories Semiconductor Memories Data in Write Memory cell Read Data out Some design issues : How many cells? Function? Power consuption? Access type? How fast are read/write operations? Semiconductor

More information

The Physical Structure (NMOS)

The Physical Structure (NMOS) The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 Transistor Resistance Two

More information

COMP 103. Lecture 16. Dynamic Logic

COMP 103. Lecture 16. Dynamic Logic COMP 03 Lecture 6 Dynamic Logic Reading: 6.3, 6.4 [ll lecture notes are adapted from Mary Jane Irwin, Penn State, which were adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] COMP03

More information

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 017 Final Wednesday, May 3 4 Problems with point weightings shown.

More information

MOSFET and CMOS Gate. Copy Right by Wentai Liu

MOSFET and CMOS Gate. Copy Right by Wentai Liu MOSFET and CMOS Gate CMOS Inverter DC Analysis - Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max

More information

14 Gb/s AC Coupled Receiver in 90 nm CMOS. Masum Hossain & Tony Chan Carusone University of Toronto

14 Gb/s AC Coupled Receiver in 90 nm CMOS. Masum Hossain & Tony Chan Carusone University of Toronto 14 Gb/s AC Coupled Receiver in 90 nm CMOS Masum Hossain & Tony Chan Carusone University of Toronto masum@eecg.utoronto.ca OUTLINE Chip-to-Chip link overview AC interconnects Link modelling ISI & sensitivity

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 19: March 29, 2018 Memory Overview, Memory Core Cells Today! Charge Leakage/Charge Sharing " Domino Logic Design Considerations! Logic Comparisons!

More information

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B) 1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed

More information

EECS 141: FALL 05 MIDTERM 1

EECS 141: FALL 05 MIDTERM 1 University of California College of Engineering Department of Electrical Engineering and Computer Sciences D. Markovic TuTh 11-1:3 Thursday, October 6, 6:3-8:pm EECS 141: FALL 5 MIDTERM 1 NAME Last SOLUTION

More information

THE INVERTER. Inverter

THE INVERTER. Inverter THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)

More information

Digital Integrated Circuits A Design Perspective

Digital Integrated Circuits A Design Perspective Digital Integrated Circuits Design Perspective Designing Combinational Logic Circuits Fuyuzhuo School of Microelectronics,SJTU Introduction Digital IC Dynamic Logic Introduction Digital IC 2 EE141 Dynamic

More information

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 2018 Final Monday, Apr 0 5 Problems with point weightings shown.

More information

Switched-Capacitor Filters

Switched-Capacitor Filters Switched-Capacitor Filters Analog sampled-data filters: Continuous amplitude Quantized time Applications: Oversampled and D/A converters Analog front-ends (CDS, etc) Standalone filters E.g. National Semiconductor

More information

MOS Transistor Theory

MOS Transistor Theory MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors

More information

ECEN 326 Electronic Circuits

ECEN 326 Electronic Circuits ECEN 326 Electronic Circuits Frequency Response Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering High-Frequency Model BJT & MOS B or G r x C f C or D r

More information

A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC

A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC Anugerah Firdauzi, Zule Xu, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology,

More information

Switched Capacitor Circuits II. Dr. Paul Hasler Georgia Institute of Technology

Switched Capacitor Circuits II. Dr. Paul Hasler Georgia Institute of Technology Switched Capacitor Circuits II Dr. Paul Hasler Georgia Institute of Technology Basic Switch-Cap Integrator = [n-1] - ( / ) H(jω) = - ( / ) 1 1 - e -jωt ~ - ( / ) / jωt (z) - z -1 1 (z) = H(z) = - ( / )

More information

Announcements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power

Announcements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power - Fall 2002 Lecture 7 MOS Capacitances Inverter Delay Power Announcements Wednesday 12-3pm lab cancelled Lab 4 this week Homework 2 due today at 5pm Homework 3 posted tonight Today s lecture MOS capacitances

More information

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012 /3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F

More information

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013. Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at

More information

Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg

Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg Errata nd Ed. (0/9/07) Page Errata of CMOS Analog Circuit Design nd Edition By Phillip E. Allen and Douglas R. Holberg Page Errata 8 Line 4 after figure 3.3, CISW CJSW 0 Line from bottom: F F 5 Replace

More information