Analog and Mixed-Signal Center, TAMU
|
|
- Reynard McCoy
- 6 years ago
- Views:
Transcription
1 Analog and MixedSignal enter, TAMU
2 SampleandHold ircuit S/H: S H S H S H S H S t i S/H circuit o o S/H command i Block Diagram Idealized Response t
3 Performances of S & H Realistic Transient Response: Input & Output oltage Track Error Pedestal oltage Drift t t a t h t
4 S/H ircuit Waveforms and Performance Parameters H S H i i o Droop o i Hold step Feedthrough Desired output t ap o t s Droop t ac
5 Design of Track and hold Performance Definition Acquisition Time: the required time for the output transient after the sampling signal Hold Settling Time: the time after the hold signal required for the output to settle within an acceptable error Pedestal Error: due to the transition of sample to hold mode oltage Drift: the rate of discharge of the sampling capacitor during the hold mode Dynamic Range: the ratio of the maximum and minimum input level, which can be sampled with a given resolution
6 Performance Definition Nonlinearity Error: the maximum deviation of the / characteristic from the straight line passed through the end points Gain Error: the deviation of the slope of the straight line from unity Q Nonlinearity Error 1 G Gain Error= 1 G 0 P 0 Analog and MixedSignal enter, TAMU
7 Track and hold Performance Definition Hold Mode Feedthrough: the percentage of the input signal that appears at the output during the hold mode Parasitic capacitors S p S
8 Performance Definition Aperture Error: the random variation of the turn off time of the switch results in an uncertain sampling time f 10nsec 1nsec Maximum Allowable Aperture Error for 1/2 LSB: t max = Sampling Error π f in 1 2 N 1 Ideal sampling point t 100psec 10psec 8 bits 10 bits 12 bits 6 bits Aperture Error t 1MHz 10MHz 100MHz 1GHz f in
9 Performance Definition Performance Definition SignaltoNoise Ratio (SNR): the ration of the signal power to the noise power at the output The sources of noise are the input and output buffer, switch, and clock jitter Signal to Noise Distortion Ratio (SNDR): the ration of signal power to the total noise and harmonic power at the output The source of harmonics are the nonlinearity of the buffers and the switch * n Bin n sw * * S n Bout in out
10 Q 1 Fig 1 An openloop track and hold realized using MOS technology φ clk Q 1 in φ clk hld 1 1 hld SampleandHold Basic Architectures Analysis Q H OXWL Q = = hld 2 2 where is given by eff 1 = = eff GS1 Q 1 hld OX hld WL tn OX WLeff = 2hld ( DD SS) O = hld DD eff tn 1 1 in = OX WL( DD tn in ) 2 hld φ clk Fig 2 An openloop track and hold realized using a MOS transmission gate φ clk Q 2 φ clk Q 1 hld 1 Input Output Buffer Buffer 1 1 S X H Fig 3 An openloop track and hold realized using an nchannel switch along with a dummy switch for clockfeedthrough cancellation Analog and MixedSignal enter, TAMU
11 Buffered Sample & Hold ircuit Input and Output Buffer: The capacitor voltage during the hold mode can be affected by the current drawn by the following circuit Therefore, the output voltage is buffered B in S B out in out Analog and MixedSignal enter, TAMU
12 Unity Gain Buffer ircuit: BJT and MOS implementations Bipolar Technology cc MOS Technology DD R c M 3 M 4 Q 3 Q 1 Q 2 M 1 M 2 I EE I F I SS I F
13 Track & Hold (T&H) ircuit Simple losedloop Architecture: During the sampling time, the drain and source voltage of MOS switch are closed to ground Thus the charge injection and clock feedthrough introduce an offset voltage at the output and is independent of the input voltage in G m S A 1 out Disadvantage: stability problems and low speed
14 T&H ircuit: losedloop Architecture Offset oltage ancellation: The charge injection and clock feedthrough can be cancel out by applying a replica of the offset voltage to the positive terminal of the second amplifier (commonmode voltage) in G m M 1 1 A s out M 2
15 T&H ircuit: Switched apacitor Switchedapacitor Architecture: This architecture consists of sampling capacitor S, amplifier G m, and MOS switches M 3 S G m Track Mode (=1) M 2 M 1 S G m G m S out Hold Mode (=0)
16 Evolution of S/H Architectures G m S X H A0 φ clk Q 1 1 hld Fig A losedloop sampleandhold architecture φ clk Fig B Including an opamp in a feedback loop of a sample and hold to increase the input impedance Q 2 φ clk Q 3 φ clk 1 Opamp 1 φ clk Q 2 φ clk Q 1 hld Opamp 2 Q 1 hld Adding on additional switch to the S/H of Fig B to minimize slewing time Fig D An improved configuration for an S/H as compared to that of Fig
17 Design of Track and hold T&H ircuit: urrentmode urrentmode Architecture: Advantages: highspeed (over 100MHz) and low voltage (<12) The speed depends on the time constant given by: I in M 1 I S DD S M 2 AI I out I in I out τ g = S m1 g = = S m1 2 3 µ ox ox (1 W L A)W ( GS 1 L 1 Tn )
18 Two Op Amps S/H ircuit R F D 1 D 2 A 2 A 1 SW o i H S/H Switch driver
19 i R 1 2kΩ A 1 LT118A 1 50pF A 1 LT11010 R 2 2kΩ R 3 20Ω S G ds Q 1 D 2N5432 gd 3 100pF A 3 LT118A A 4 LT118A D 2 62 o R 7 2kΩ R 8 R 9 R 10 S/H R pF Q 3 1kΩ 2N2907 D 1 HP2810 R 6 1kΩ Q 2 2N2222 H 1nF 5kΩ 5 10pF 10kΩ 50kΩ R 11 62kΩ R 7 200kΩ EE A 5 MHz trackandhold circuit, using discrete components, with charge compensation to minimize the hold step
20 t s1 actual t s1 ideal φ clk t s 2 ideal t s2 actual Sampling jitter Fig The clock waveforms for and φ clk used to illustrate how a finite slope for the sampling clock introduces samplingtime jitter H G m M X 1 A 0 in M 2 2 Fig losedloop sampleandhold architecture with pedestal cancellation
21 S/H Open Loop Architecture with Miller apacitance Y A 0 M 1 M 2 X 1 Z Y A 0 X 1 Z 2 (a) Y A 0 X 1 Z 2 out (b) 2 (c) Fig Openloop architecture with Miller capacitance (a) Basic circuit; (b) equivalent circuit in the acquisition mode; (c) equivalent circuit in the hold mode The openloop architecture with Miller capacitance employs two different values of capacitance in the acquisition and hold modes to achieve high speed and small pedestal error This is accomplished using a Miller amplifier that multiplies the effective value of the sampling capacitor by a large number when the SHA enters the hold mode
22 Switchedapacitor S/H Implementations φ 1 φ 2 v in φ φ 1 v out A switchedcapacitor sample and hole and lowpass filter φ 2A φ 1A S v in S 1 φ1b S 4 S 2 OF φ 1B S 3 φ 2B H S 5 out X 1 φ 2S S 6 φ 1B S 7 A switchedcapacitor S/H
23 MULTIPLEXEDINPUT ARHITETURES G m1 R G m2 (a) H R 1 R 2 G m1 R G m2 1 S 1 X Y 2 S 2 A X R out H Fig 15(a) Dualloop multiplexed architecture Multiplexedinput architecture (a) Basic (singleended) circuit; (b) equivalent circuit in the hold mode R 1 R 2 G m1 R 1 R G m1 1 X Y (b) (c) 2 2 Equivalent circuits of dualloop multiplexedinput architecture (b) Acquisition mode; (c) hold mode
24 T&H ircuit: urrentmode losedloop urrentmode Architecture: This architecture needs stability and speed considerations The distortion of G m2 affects directly the output current [21] G m1 M 1 A I in s G m2 I out
25 T&H ircuit: Example BiMOS Track & Hold Amplifier (12Bit & 50Msps): This circuit consists of input buffer, hold section, and output buffer [3] cc BB1 M 1 M 3 BB2 M 2 M 4 S =3pF FF is a feedforward compensation capacitor for the charge injection of Q 4 BB3 GND Q 10 Q 1 Q 2 FF Q 11 Q 12 R 1 R 2 Q 5 (Track) Q 3 Q 4 Q 13 Q 6 R 3 S (Hold) Q D 9 1 Q 8 Q 7 Q 15 Q 14 R 5 R 4
26 REYLING S/H ARHITETURE S 1 S 5 X 1 B 1 B 2 S 3 X 1 B 1 B 2 X 1 B 1 B 2 1 S 4 Y Y Y 1 2 X G m Y X G m Y X G m Y S (a) (b) Fig 16 Recycling architecture Fig 17 Equivalent circuits of recycling architecture (a) Sampling mode; (b) hold mode
27 Integratating Amplifier S/H ircuit R Offset R i A 1 SW H gd A 2 o S/H SW driver
28 Improved S/H ircuit SW 3 R R i Buffer SW 1 H o S/H SW driver SW 2 (= H )
29 LDai and R Harjani, MOS SwitchedOpAmp Based Sample and Hold ircuit,ieee JSS, January 2000, pp
30 harge injection and clock feedthrough mechanism φ ON OFF R gs gd q 1 v i M 1 h vo Q ch = WL ox ( GS T ) ' = k Q h ch = kwl ox ( h GS T ) '' = ( DD para SS ) h para
31 hannel charge in (top) triode and (bottom) saturation S G D S G D G S G D S G D G
32 SOP A h 1 in SwitchedOpAmpBased S/H ircuit 1m Gm R1=100k φ S1 φ M1 4/2 dd=5 Ib=5u 1 h1=1p out R2=100k Gm 1m φ S2 φ M2 4/2 Ib=5u dd=5 h2=1p 1 in out Simplified model of the pseudodifferential SOPbased S/H
33 Folded cascode switched opamp in the unitygain feedback configuration dd clk pbias M19 M3 M4 1 pcas M5 M18 M6 M8 M1 M2 in M9 3 ncas M10 M11 2 nbias M7 clk M16 M12 M13 M17 h clk buf clk M14 M15 out Nerr Perr = = h h Npara Ppara Npara Ppara N GS P GS
34 Simulation results for a complete cycle of sampledandheld waveform Simulation results of the spectrum of the sampledandheld waveform Differential Input / Output () PSD of Input (db/hz) Time(us) Frequency (khz)
35 References [1] UL Mcreary and PR Gray, AllMOS charge redistribution analogtodigital conversion techniques, IEEE J SolidState ircuits, vol S10, pp , Dec 1975 [2] P an Peteghem and W Sanaen, Single versus complementary switches: A discussion of clock feedthrough in S circuits, in Proc 12th Eur SolidState ircuits onf (ESSIR 86), Delft, the Netherlands, Sept 1986, pp 1618 [3] Eichenberger and W Guggenbuhl, Dummy transistor compensation of analog MOS switches, IEEE J SolidState ircuits, vol 24, pp , Aug 1991 [4] M Nayebi and BA Wooley, A 10bit video BiMOS trackandhold amplifier, IEEE J SolidState ircuits, vol 24, pp , Dec 1989 [5] PJ Lim and BA Wooley, A highspeed sampleandhold technique using a miller hold capacitance, IEEE SolidState ircuits, vol 26, pp , Apr 1991 [6] G Temes, Y Huang, and PF Ferguson Jr, A highfrequency trackandhold stage with offset and gain compensation, IEEE Trans ircuits Syst II, vol 42, pp Aug 1995 [7] S Brigati, F Maloberti, and G Torelli, A MOS sample and hold for highspeed AD s, in Proc IEEE Int Symp ircuits and Systems ircuits and Systems onnecting the World, vol 1, May 1996, pp [8] JH Shieh, M Patil, and BJ Sheu, Measurement and analysis of charge injection in MOS switches, IEEE J SolidState ircuits, vol S22, pp , Apr 1986 [9] G Wegman, EA ittoz, and F Rahali, harge injection in analog MOS switches, IEEE J SolidState ircuits, vol S22, pp , Dec 1987 [10] D Jons and K Martin, Analog Integrated ircuit Design New York: Wiley, 1997 [11] J rols and M Steyaert, Switchedopamp: An approach to realize full MOS switchedcapacitor circuits at very low power supply voltages, IEEE J SolidState ircuits, vol 29, no 8, Aug 1994
Sample-and-Holds David Johns and Ken Martin University of Toronto
Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater
More informationECEN 610 Mixed-Signal Interfaces
ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor
More informationELEN 610 Data Converters
Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationDesign of Analog Integrated Circuits
Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More informationDiscrete-Time Filter (Switched-Capacitor Filter) IC Lab
Discreteime Filter (Switchedapacitor Filter) I Lab Discreteime Filters AntiAliasing Filter & Smoothing Filter f pass f stop A attenuation FIR Filters f max Windowing (Kaiser), Optimization 0 f s f max
More informationLow-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement
Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Markus Bingesser austriamicrosystems AG Rietstrasse 4, 864 Rapperswil, Switzerland
More informationEE247 Lecture 16. Serial Charge Redistribution DAC
EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic
More informationSummary Last Lecture
EE247 Lecture 19 ADC Converters Sampling (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track & hold T/H circuits T/H combined
More informationIntroduction to Switched Capacitor Circuits
Microprocessor Laboratory Asian ourse on Advanced LSI Design Techniques usg a Hardware Description Language Manila, The Philippes 25 November 13 December 2002 Introduction to Switched apacitor ircuits
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION
ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z
More informationLecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters
Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties
More informationNyquist-Rate A/D Converters
IsLab Analog Integrated ircuit Design AD-51 Nyquist-ate A/D onverters כ Kyungpook National University IsLab Analog Integrated ircuit Design AD-1 Nyquist-ate MOS A/D onverters Nyquist-rate : oversampling
More informationStability and Frequency Compensation
類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,
More informationLecture 400 Discrete-Time Comparators (4/8/02) Page 400-1
Lecture 400 DiscreteTime omparators (4/8/02) Page 4001 LETURE 400 DISRETETIME OMPARATORS (LATHES) (READING: AH 475483) Objective The objective of this presentation is: 1.) Illustrate discretetime comparators
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 4 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationSHM-14 Ultra-Fast, 14-Bit Linear Monolithic Sample-Hold Amplifiers
INNOVATION and EX C ELL E N C E Ultra-Fast, 1-Bit Linear Monolithic Sample-Hold Amplifiers FEATURES Fast acquisition time: 10ns to ±0.1% 0ns to ±0.0% ns to ±0.01% ±0.001% Nonlinearity 6µV rms output noise
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationLecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1
Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog
More informationDESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C
MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First
More informationE40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1
E40M Op Amps M. Horowitz, J. Plummer, R. Howe 1 Reading A&L: Chapter 15, pp. 863-866. Reader, Chapter 8 Noninverting Amp http://www.electronics-tutorials.ws/opamp/opamp_3.html Inverting Amp http://www.electronics-tutorials.ws/opamp/opamp_2.html
More information388 Facta Universitatis ser.: Elec. and Energ. vol. 14, No. 3, Dec A 0. The input-referred op. amp. offset voltage V os introduces an output off
FACTA UNIVERSITATIS (NI»S) Series: Electronics and Energetics vol. 14, No. 3, December 2001, 387-397 A COMPARATIVE STUDY OF TWO SECOND-ORDER SWITCHED-CAPACITOR BALANCED ALL-PASS NETWORKS WITH DIFFERENT
More informationIntegrated Circuit Operational Amplifiers
Analog Integrated Circuit Design A video course under the NPTEL Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India National Programme on Technology Enhanced
More informationLecture 310 Open-Loop Comparators (3/28/10) Page 310-1
Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop
More informationNyquist-Rate D/A Converters. D/A Converter Basics.
Nyquist-Rate D/A Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 20 D/A Converter Basics. B in D/A is a digital signal (or word), B in b i B in = 2 1
More informationProperties of CMOS Gates Snapshot
MOS logic 1 Properties of MOS Gates Snapshot High noise margins: V OH and V OL are at V DD and GND, respectively. No static power consumption: There never exists a direct path between V DD and V SS (GND)
More informationAmplifiers, Source followers & Cascodes
Amplifiers, Source followers & Cascodes Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 02 Operational amplifier Differential pair v- : B v + Current mirror
More informationAdvanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response
Advanced Analog Integrated Circuits Operational Transconductance Amplifier I & Step Response Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser
More informationEE 330. Lecture 35. Parasitic Capacitances in MOS Devices
EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A - β β VXX Q 2
More informationSection 4. Nonlinear Circuits
Section 4 Nonlinear Circuits 1 ) Voltage Comparators V P < V N : V o = V ol V P > V N : V o = V oh One bit A/D converter, Practical gain : 10 3 10 6 V OH and V OL should be far apart enough Response Time:
More informationAn Analysis on a Pseudo- Differential Dynamic Comparator with Load Capacitance Calibration
An Analysis on a Pseudo- Differential Dynamic omparator with Load apacitance alibration Daehwa Paik, Masaya Miyahara, and Akira Tokyo Institute of Technology, Japan 011/10/7 ontents 1 Topology of Dynamic
More informationHigh-to-Low Propagation Delay t PHL
High-to-Low Propagation Delay t PHL V IN switches instantly from low to high. Driver transistor (n-channel) immediately switches from cutoff to saturation; the p-channel pull-up switches from triode to
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =
ECE 3050A, Spring 2004 Page Problem (20 points This problem must be attempted) The simplified schematic of a feedback amplifier is shown. Assume that all transistors are matched and g m ma/v and r ds.
More informationEE247 Lecture 19. EECS 247 Lecture 19: Data Converters 2006 H.K. Page 1. Summary Last Lecture
EE247 Lecture 19 ADC Converters Sampling (continued) Clock boosters (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track
More informationGeorgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)
Georgia Institute of Technology School of Electrical and Computer Engineering Midterm-1 Exam (Solution) ECE-6414 Spring 2012 Friday, Feb. 17, 2012 Duration: 50min First name Solutions Last name Solutions
More informationECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION
ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter
ECE 438: Digital Integrated Circuits Assignment #4 The Inverter Text: Chapter 5, Digital Integrated Circuits 2 nd Ed, Rabaey 1) Consider the CMOS inverter circuit in Figure P1 with the following parameters.
More informationAnalog Design Challenges in below 65nm CMOS
Analog Design Challenges in below 65nm CMOS T. R. Viswanathan University of Texas at Austin 4/11/2014 Seminar 1 Graduate Students Amit Gupta (TI):Two-Step VCO based ADC K. R. Raghunandan (Si Labs): Analog
More informationFinal Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.
Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.
ECE37B Final Exam There are 5 problems on this exam and you have 3 hours There are pages -9 in the exam: please make sure all are there. Do not open this exam until told to do so Show all work: Credit
More informationSWITCHED CAPACITOR AMPLIFIERS
SWITCHED CAPACITOR AMPLIFIERS AO 0V 4. AO 0V 4.2 i Q AO 0V 4.3 Q AO 0V 4.4 Q i AO 0V 4.5 AO 0V 4.6 i Q AO 0V 4.7 Q AO 0V 4.8 i Q AO 0V 4.9 Simple amplifier First approach: A 0 = infinite. C : V C = V s
More informationCMOS Analog Circuits
CMOS Analog Circuits L6: Common Source Amplifier-1 (.8.13) B. Mazhari Dept. of EE, IIT Kanpur 19 Problem statement : Design an amplifier which has the following characteristics: + CC O in R L - CC A 100
More informationMetal-Oxide-Semiconductor Field Effect Transistor (MOSFET)
Metal-Oxide-Semiconductor ield Effect Transistor (MOSET) Source Gate Drain p p n- substrate - SUB MOSET is a symmetrical device in the most general case (for example, in an integrating circuit) In a separate
More informationChapter 2 Switched-Capacitor Circuits
Chapter 2 Switched-Capacitor Circuits Abstract his chapter introduces SC circuits. A brief description is given for the main building blocks of a SC filter (operational amplifiers, switches, capacitors,
More informationSystematic Design of Operational Amplifiers
Systematic Design of Operational Amplifiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 061 Table of contents Design of Single-stage OTA Design of
More informationEE 505. Lecture 27. ADC Design Pipeline
EE 505 Lecture 7 AD Design Pipeline Review Sampling Noise V n5 R S5 dv REF V n4 R S4 V ns V ns β= + If the ON impedance of the switches is small and it is assumed that = =, it can be shown that Vˆ IN-RMS
More informationCommon Drain Stage (Source Follower) Claudio Talarico, Gonzaga University
Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C
More informationInput-Dependent Sampling-Time Error Effects Due to Finite Clock Slope in MOS Samplers
IEICE TRANS. ELECTRON., VOL.E87 C, NO.6 JUNE 004 1015 LETTER Special Section on Analog Circuit and Device Technologies Input-Dependent Sampling-Time Error Effects Due to Finite Clock Slope in MOS Samplers
More informationV in (min) and V in (min) = (V OH -V OL ) dv out (0) dt = A p 1 V in = = 10 6 = 1V/µs
ECE 642, Spring 2003 - Final Exam Page FINAL EXAMINATION (ALLEN) - SOLUTION (Average Score = 9/20) Problem - (20 points - This problem is required) An open-loop comparator has a gain of 0 4, a dominant
More informationPower Dissipation. Where Does Power Go in CMOS?
Power Dissipation [Adapted from Chapter 5 of Digital Integrated Circuits, 2003, J. Rabaey et al.] Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit
More informationMaster Degree in Electronic Engineering. Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y Switched Capacitor
Master Degree in Electronic Engineering TOP-UIC Torino-Chicago Double Degree Project Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y. 2013-2014 Switched Capacitor Working Principles
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationAt point G V = = = = = = RB B B. IN RB f
Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F
More informationLecture 4, Noise. Noise and distortion
Lecture 4, Noise Noise and distortion What did we do last time? Operational amplifiers Circuit-level aspects Simulation aspects Some terminology Some practical concerns Limited current Limited bandwidth
More informationPipelined multi step A/D converters
Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase
More informationEE 435. Lecture 22. Offset Voltages Common Mode Feedback
EE 435 Lecture Offset Voltages Common Mode Feedback Review from last lecture Offset Voltage Two types of offset voltage: Systematic Offset Voltage Random Offset Voltage V ICQ Definition: The output offset
More informationTop-Down Design of a xdsl 14-bit 4MS/s Σ Modulator in Digital CMOS Technology
Top-Down Design of a xdsl -bit 4MS/s Σ Modulator in Digital CMOS Technology R. del Río, J.M. de la Rosa, F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vázquez Instituto de Microelectrónica de Sevilla CNM-CSIC
More informationELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1
Electronic Systems C3 3/05/2009 Politecnico di Torino ICT school Lesson C3 ELECTONIC SYSTEMS C OPEATIONAL AMPLIFIES C.3 Op Amp circuits» Application examples» Analysis of amplifier circuits» Single and
More information1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012
/3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F
More informationAnalog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras
Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras Lecture No - 42 Fully Differential Single Stage Opamp Hello and welcome
More information55:041 Electronic Circuits The University of Iowa Fall Final Exam
Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered
More informationStudio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.
Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232-242 Two-stage op-amp Analysis Strategy Recognize
More informationDigital Microelectronic Circuits ( )
Digital Microelectronic ircuits (361-1-3021 ) Presented by: Dr. Alex Fish Lecture 5: Parasitic apacitance and Driving a Load 1 Motivation Thus far, we have learned how to model our essential building block,
More informationECE 546 Lecture 11 MOS Amplifiers
ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase
More informationMicroelectronic Circuit Design 4th Edition Errata - Updated 4/4/14
Chapter Text # Inside back cover: Triode region equation should not be squared! i D = K n v GS "V TN " v & DS % ( v DS $ 2 ' Page 49, first exercise, second answer: -1.35 x 10 6 cm/s Page 58, last exercise,
More informationEE 435 Lecture 44. Switched-Capacitor Amplifiers Other Integrated Filters
EE 435 Lecture 44 Switched-Capacitor Amplifiers Other Integrated Filters Switched-Capacitor Amplifiers Noninverting Amplifier Inverting Amplifier C A V = C C A V = - C Accurate control of gain is possible
More informationChapter 13 Small-Signal Modeling and Linear Amplification
Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors
More informationSwitched Capacitor Circuits II. Dr. Paul Hasler Georgia Institute of Technology
Switched Capacitor Circuits II Dr. Paul Hasler Georgia Institute of Technology Basic Switch-Cap Integrator = [n-1] - ( / ) H(jω) = - ( / ) 1 1 - e -jωt ~ - ( / ) / jωt (z) - z -1 1 (z) = H(z) = - ( / )
More informationDigital Integrated Circuits A Design Perspective
Designing ombinational Logic ircuits dapted from hapter 6 of Digital Integrated ircuits Design Perspective Jan M. Rabaey et al. opyright 2003 Prentice Hall/Pearson 1 ombinational vs. Sequential Logic In
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam
More informationChapter 10 Feedback. PART C: Stability and Compensation
1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits
More informationLECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH )
Lecture 30 Compensation of Op AmpsII (/26/04) Page 30 LECTURE 30 COMPENSATION OF OP AMPSII (READING: GHLM 638652, AH 260269) INTRODUCTION The objective of this presentation is to continue the ideas of
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120
ECE 6412, Spring 2002 Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 Problem 1O 2O 3 4 5 6 7 8 Score INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of
More informationActive Circuits: Life gets interesting
Actie Circuits: Life gets interesting Actie cct elements operational amplifiers (OP AMPS) and transistors Deices which can inject power into the cct External power supply normally comes from connection
More information6.2 INTRODUCTION TO OP AMPS
Introduction to Op Amps (7/17/00) Page 1 6.2 INTRODUCTION TO OP AMPS INTRODUCTION Objective The objective of this presentation is: 1.) Characterize the operational amplifier 2.) Illustrate the analysis
More informationPOWER SUPPLY INDUCED JITTER MODELING OF AN ON- CHIP LC OSCILLATOR. Shahriar Rokhsaz, Jinghui Lu, Brian Brunn
POWER SUPPY INDUED JITTER MODEING OF AN ON- HIP OSIATOR Shahriar Rokhsaz, Jinghui u, Brian Brunn Rockethips Inc. (A Xilinx, Inc. Division) ABSTRAT This paper concentrates on developing a closed-form small
More informationFrequency Detection of CDRs (1)
Frequency Detection of CDs (1) ecall that faster PLL locking can be accomplished by use of a phase-frequency detector (PFD): V in V up V up V dn -4 π -2 π +2 π +4 π φ in φ out 2V swing V f V dn K pd =
More informationDifferential Amplifiers (Ch. 10)
Differential Amplifiers (h. 0) 김영석 충북대학교전자정보대학 0.9. Email: kimys@cbu.ac.kr 0- ontents 0. General onsiderations 0. Bipolar Differential Pair 0.3 MOS Differential Pair 0.4 ascode Differential Amplifiers
More informationLecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier. December 1, 2005
6.02 Microelectronic Devices and Circuits Fall 2005 Lecture 23 Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier December, 2005 Contents:. Introduction 2. Intrinsic frequency response
More informationDigital Integrated Circuits A Design Perspective
Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures
More informationEE247 Lecture 10. Switched-Capacitor Integrator C
EE247 Lecture 0 Switched-apacitor Filter Switched-capacitor integrator DDI integrator LDI integrator Effect of paraitic capacitance Bottom-plate integrator topology Reonator Bandpa filter Lowpa filter
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationPole-Zero Analysis of Low-Dropout (LDO) Regulators: A Tutorial Overview
Pole-Zero Analysis of Low-Dropout (LDO Regulators: A Tutorial Overview Annajirao Garimella, Punith R. Surkanti and Paul M. Furth VLSI Laboratory, Klipsch School of Electrical and omputer Engineering New
More informationChapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 2 CMOS Transistor Theory Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Introduction MOS Device Design Equation Pass Transistor Jin-Fu Li, EE,
More informationFour Voltage References, an ADC and MSP430
Four Voltage References, an ADC and MSP430 Tadija Janjic HPL Tucson Michael Ashton DAP Motivation u Total Solution Concept u Application section of datasheets u New REF products from TI u Greed Product
More informationAnnouncements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power
- Fall 2002 Lecture 7 MOS Capacitances Inverter Delay Power Announcements Wednesday 12-3pm lab cancelled Lab 4 this week Homework 2 due today at 5pm Homework 3 posted tonight Today s lecture MOS capacitances
More informationLecture Stage Frequency Response - I (1/10/02) Page ECE Analog Integrated Circuits and Systems II P.E.
Lecture 070 Stage Frequency esponse I (/0/0) Page 070 LECTUE 070 SINGLESTAGE FEQUENCY ESPONSE I (EADING: GHLM 488504) Objective The objective of this presentation is:.) Illustrate the frequency analysis
More information3. Design a stick diagram for the PMOS logic shown below [16] Y = (A + B).C. 4. Design a layout diagram for the CMOS logic shown below [16]
Code No: RR420203 Set No. 1 1. (a) Find g m and r ds for an n-channel transistor with V GS = 1.2V; V tn = 0.8V; W/L = 10; µncox = 92 µa/v 2 and V DS = Veff + 0.5V The out put impedance constant. λ = 95.3
More informationModeling All-MOS Log-Domain Σ A/D Converters
DCIS 04 Modeling All-MOS Log Σ ADCs Intro Circuits Modeling Example Conclusions 1/22 Modeling All-MOS Log-Domain Σ A/D Converters X.Redondo 1, J.Pallarès 2 and F.Serra-Graells 1 1 Institut de Microelectrònica
More informationAssignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.
Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,
More informationAppendix A Butterworth Filtering Transfer Function
Appendix A Butterworth Filtering Transfer Function A.1 Continuous-Time Low-Pass Butterworth Transfer Function In order to obtain the values for the components in a filter, using the circuits transfer function,
More informationECE 6412, Spring Final Exam Page 1
ECE 64, Spring 005 Final Exam Page FINAL EXAMINATION SOLUTIONS (Average score = 89/00) Problem (0 points This problem is required) A comparator consists of an amplifier cascaded with a latch as shown below.
More information