High-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments
|
|
- Brice Atkinson
- 5 years ago
- Views:
Transcription
1 Erik Jonsson School of Engineering & Computer Science High-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments Yun Chiu Erik Jonsson Distinguished Professor Texas Analog Center of Excellence University of Texas at Dallas
2 ADC = Sampling + Quantization ref CT, CA in out DT, DA Analog Input Digital Output f s V Vin t N Vin nt FS s LSB = =, Dout n = = 2 N 2 VFS t=nt s Quantization = division + normalization + truncation V FS is the Full-Scale range of ADC determined by V ref IHEP, 11/3/14-2- Y. Chiu
3 ADC Figure-of-Merit (FoM) Walden FoM: FoM W P Joule ENOB 2BW 2 Conversion - Step Schreier FoM: FoM 10log S 10 2BW 4 P ENOB db P: power consumption ENOB: effective number of bits BW: min{f s /2, ERBW} ERBW: effective resolution BW Walden FoM is intuitive works better for lower resolution designs. Schreier FoM is more fair for higher dynamic range designs. IHEP, 11/3/14-3- Y. Chiu
4 Performance, Efficiency, and Power Performan ce =2 BW α ENOB Hz Step Performance = Speed Precision α/2 Energy Efficiency P J α/2 2BW α ENOB Step Note: Performance Efficiency ENOB P =2 BW α = Power ENOB 2BW α α=2-4 IHEP, 11/3/14-4- Y. Chiu
5 Performance Efficiency (PE) Chart 1E+17 1E+16 Constant performance Performance = 2 BW 3 ENOB 1E+15 1E+14 (log scale) 1E+13 1E+12 1E+11 1E+10 Constant efficiency 1E+09 1E-18 1E-17 1E-16 1E-15 1E-14 1E-13 1E-12 (log scale) X Y = Power α=3 Energy Efficiency = Power/(2 BW 3 ENOB ) IHEP, 11/3/14-5- Y. Chiu
6 PE Chart: SAR ADC (<2014) 1E+15 SAR (<2005) 1E+14 12b,160MS/s 5mW SAR ( ) SAR ( ) Performance 1E+13 1E+12 10W 1E+11 1W 10μW 100μW 1mW 10mW 100mW 1E+10 1E-16 1E-15 1E-14 1E-13 1E-12 1E-11 Efficiency ISSCC & VLSI data IHEP, 11/3/14-6- Y. Chiu
7 PE Chart: SAR and Pipeline ADCs (<2014) 1E+15 1E+14 12b,160MS/s 5mW Industry ADCs Pipeline (<2005) Pipeline ( ) Pipeline ( ) SAR (<2005) SAR ( ) SAR ( ) Performance 1E+13 1E+12 University ADCs 10W 1E+11 1W 10μW 100μW 1mW 10mW 100mW 1E+10 1E-16 1E-15 1E-14 1E-13 1E-12 1E-11 Efficiency ISSCC & VLSI data IHEP, 11/3/14-7- Y. Chiu
8 PE Chart: SAR and Pipeline ADCs (<2014) 1E+15 1E+14 ADI TI KENET NSC BCM Agilent Pipeline (<2005) Pipeline ( ) Pipeline ( ) SAR (<2005) SAR ( ) SAR ( ) Performance 1E+13 OSU IMEC 1E+12 NCTU NCKU OSU AKM Panasonic MIT Michigan Fujitsu ADI 10W 1E+11 EUT 1W 10μW 100μW 1mW 10mW 100mW 1E+10 1E-16 1E-15 1E-14 1E-13 1E-12 1E-11 Efficiency ISSCC & VLSI data IHEP, 11/3/14-8- Y. Chiu
9 Our ADC Roadmap ISSCC 04, 14b pipelined ADC (Jack Kilby Outstanding Paper Award) ISSCC 09, 8b 600MS/s TI-ADC (ISSCC/DAC Student Design Contest Award) ISSCC 10, 12b 45MS/s SAR ADC (most read/downloaded JSSC article of Nov. 2011) CICC 12, 12b 50MS/s SAR ADC (Best Regular Paper Award) VLSI 12, 240MS/s, 8X OSR SD ADC VLSI 14, 12b, 160MS/s SAR ADC CICC 14, 9b, 215MS/s RNS TDC (Intel/TI/Catalyst CICC Student Scholarship Award) ADC FoM [pj/step] ISSCC 04 VLSI 06 CICC 08 ISSCC 09 ISSCC 10 CICC ITRS 2009 ITRS Our ADCs VLSI Year IHEP, 11/3/14-9- Y. Chiu
10 Our Approach Adaptive Digital Equalization IEEE Comm. Magazine April, IHEP, 11/3/ Y. Chiu
11 Precision in Presence of Analog Impairments Model of Wireless Comm. Channel Berkeley, 2001 h 1 h 2 h 4 n yn=hxn+hxn-1+hxn-2+hxn h 3 Model of A Pipeline ADC D o =h1 d 1+h2 d 2+h3 d 3+h4 d4 IHEP, 11/3/ Y. Chiu
12 ADC in Phase-II LAr Readout FEB High resolution: bits High speed: MS/s Low power, low area Radiation tolerant Detector Output Signal Potential Phase-II Upgrade FEB (On detector) Preamp Analog Shaper ADC MUX & Serializer To Back-end Optical Links IHEP, 11/3/ Y. Chiu
13 Architecture Choice: SAR vs. Pipeline SAR Pipeline V i V X d 0 V DAC DAC... D o d N-1 Pipelined ADC: High-gain residue amplifier hard to scale w/ process SAR ADC: low-power, low-area is a strong candidate for Phase-II IHEP, 11/3/ Y. Chiu
14 Moore s Law The number of transistors on a chip doubles every 18 months - Gordon Moore, IEDM 1975 R. Chau, ICSICT 2004 Source: IHEP, 11/3/ Y. Chiu
15 Challenges for Analog Design Courtesy of K. Bult IHEP, 11/3/ Y. Chiu
16 12-bit, 45-MS/s, 0.13-μm CMOS ADC Sub-binary DAC ODC V X CLK CMP n Ready CLK C 13 C 1 C 0 C 0 C C 13,d C 6,d CMP p d 13 d 1 d 0 +V R V R SAR Logic ACLK V in V i V X REDUNDANCY CAL d 0 V DAC DAC... D o d N-1 IHEP, 11/3/ Y. Chiu
17 Sub-Binary DAC and Redundancy 2 N D out No redundancy MSB = 0 2 N MSB = 1 0 FS/2 FS V in Binary Super-binary Sub-binary Built-in redundancy helps combat dynamic conversion errors (DAC mismatch, comparator, DAC settling, even SEU) Redundancy is also needed for digital claibration IHEP, 11/3/ Y. Chiu
18 Offset Double Conversion (ODC) Digital Post-Processing ODC is implemented in DAC w/ a small cap IHEP, 11/3/ Y. Chiu
19 How to determine Bit Weights? Is the transfer curve shift-invariant? IHEP, 11/3/ Y. Chiu
20 How to determine Bit Weights? Is the transfer curve shift-invariant? IHEP, 11/3/ Y. Chiu
21 How to determine Bit Weights? Is the transfer curve shift-invariant? IHEP, 11/3/ Y. Chiu
22 How to determine Bit Weights? Shift-invariant ONLY when the transfer curve is completely linear! Non-constant difference b/t D + and D reveals bit weight information IHEP, 11/3/ Y. Chiu
23 12-bit, 45-MS/s, 0.13-μm CMOS ADC Sub-binary DAC ODC V X CLK CMP n Ready CLK C 13 C 1 C 0 C 0 C C 13,d C 6,d CMP p d 13 d 1 d 0 +V R SAR Logic ACLK V R V in Die size: 0.06 mm 2 12 b, 45 MS/s in FG mode 3-mW power (36.3 fj/step) Most read JSSC article Nov IHEP, 11/3/ Y. Chiu
24 Measured ADC Spectra (BG Mode) 0-20 SNDR = 60.2dB SFDR = 66.4dB THD = -61.7dB 0-20 SNDR = 70.7dB SFDR = 94.6dB THD = -89.1dB Before Cal. After Cal. db -60 db Freq [MHz] Freq [MHz] IHEP, 11/3/ Y. Chiu
25 Comparison with 12-bit ADCs 10 1 (@ time of publication) FoM (pj/conv. step) MS/s MS/s Year Total Power: 3.0 mw Active area (mm 2 ) mm Year IHEP, 11/3/ Y. Chiu
26 12-bit, 160-MS/s, 40-nm CMOS ADC (5b + 8b) synchronous two-step pipelined SAR architecture First-stage capacitor weights identified w/ opportunistic DAC dither IHEP, 11/3/ Y. Chiu
27 Subranging, Swing, and Linearity C f =C s /32 C f =C s /8 Stage1 +V ref Stage2 +V ref Stage1 Stage2 +0.5V ref C s V in A 0 V out V out V out C s -V ref 5bit 7bit Smaller output swing for residue amplifier Compensated by 2 nd stage SAR ADC Increased resolution (7 bit 8 bit) Scaled reference voltage (V ref 0.5V ref ) -V ref5bit -0.5V ref 8bit 1-bit redundancy tolerates offset IHEP, 11/3/ Y. Chiu
28 Simple Residue Amplifier Two-stage amplifier provides ~ 30-dB gain Gain error is lumped into bit weights and calibrated IHEP, 11/3/ Y. Chiu
29 Second-Stage SAR ADC Reference voltage is effectively halved Minimal loading determined by kt/c noise IHEP, 11/3/ Y. Chiu
30 Die Photo 300μm 139μm Clock Sub& ADC1 PN Gen. Integrator + DAC SubADC2 SubADC3 SubADC4 SubADC5 MDAC1 MDAC2 MDAC3 MDAC4 40-nm digital CMOS process (die size = mm2) IHEP, 11/3/ Y. Chiu
31 Measured ADC Dynamic Performance 90 fs = 160MHz after cal. 90 fin = 25MHz after cal db f Nyquist =80M Hz db f s =160MH z SNDR SFDR Fin fin [MHz] 60 SNDR SFDR Fs fs [MHz] IHEP, 11/3/ Y. Chiu
32 Power Breakdown (VLSI 14 Version) Analog 1.1V 2.8mW (53.6%) Total power is ~ 5 mw at 160-MS/s operation IHEP, 11/3/ Y. Chiu
33 ADC PE Chart Revisited 1E+15 1E+14 12b,160MS/s 5mW Pipeline (<2005) Pipeline ( ) Pipeline ( ) SAR (<2005) SAR ( ) SAR ( ) Performance 1E+13 1E+12 10W 1E+11 1W 10μW 100μW 1mW 10mW 100mW 1E+10 1E-16 1E-15 1E-14 1E-13 1E-12 1E-11 Efficiency ISSCC & VLSI data IHEP, 11/3/ Y. Chiu
34 TID Test of 40-nm CMOS SAR ADC DUT under X-ray radiation when powered up w/ clock input. ADC performance (e.g., SNDR, SFDR, power, etc.) measured after irradiation is complete. IHEP, 11/3/ Y. Chiu
35 Measured SNDR and 80 MS/s fin=10mhz fin=25mhz fin=40mhz SNDR [db] ENOB [bit] SFDR [db] ENOB [bit] Radiation dose [krad] Radiation dose [krad] IHEP, 11/3/ Y. Chiu
36 Measured SNDR and 160 MS/s fin=10mhz fin=25mhz fin=40mhz fin=70mhz SNDR [db] ENOB [bit] SFDR [db] ENOB [bit] Radiation dose [krad] Radiation dose [krad] IHEP, 11/3/ Y. Chiu
37 Annealing (f s = 80 MS/s) SNDR [db] After 300-krad Radiation fin = 10MHz fin = 25MHz fin = 40MHz After 500-krad Radiation fin = 10MHz fin = 25MHz fin = 40MHz After 1000-krad Radiation fin = 10MHz fin = 25MHz fin = 40MHz SFDR [db] Time after radiation [hour] Time after radiation [hour] Time after radiation [hour] IHEP, 11/3/ Y. Chiu
38 Annealing (f s = 160 MS/s) SNDR [db] After 300-krad Radiation fin = 10MHz fin = 25MHz fin = 40MHz fin = 70MHz After 500-krad Radiation fin = 10MHz fin = 25MHz fin = 40MHz fin = 70MHz After 1000-krad Radiation fin = 10MHz fin = 25MHz fin = 40MHz fin = 70MHz SFDR [db] Time after radiation [hour] Time after radiation [hour] Time after radiation [hour] IHEP, 11/3/ Y. Chiu
39 Measured ADC Power Total Power consumption [mw] fs=80mhz fs=160mhz Power consumption [mw] Digital fs=80mhz Analog fs=80mhz Digital fs=160mhz Analog fs=160mhz Radiation dose [krad] Radiation dose [krad] IHEP, 11/3/ Y. Chiu
40 To conclude Low power, small area, increasing conversion speed, and resolution of SAR ADC bode well for future HEP applications. TID testing results confirm the long-term radiation tolerance of CMOS SAR ADCs. Great potential for treating short-term effects (SEU etc.) using simple circuit techniques. Targeting 14b, 80MS/s for ATLAS Phase2 IHEP, 11/3/ Y. Chiu
Design and Calibration Techniques for SAR and Pipeline ADCs
Erik Jonsson School of Engineering & Computer Science Design and Calibration Techniques for SAR and Pipeline ADCs Yun Chiu Erik Jonsson Distinguished Professor Texas Analog Center of Excellence University
More informationSuccessive Approximation ADCs
Department of Electrical and Computer Engineering Successive Approximation ADCs Vishal Saxena Vishal Saxena -1- Successive Approximation ADC Vishal Saxena -2- Data Converter Architectures Resolution [Bits]
More informationEE247 Lecture 16. Serial Charge Redistribution DAC
EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic
More informationA 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC
A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC Anugerah Firdauzi, Zule Xu, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology,
More informationResearch Article Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs
Hindawi Publishing Corporation LSI Design olume 1, Article ID 76548, 8 pages doi:1.1155/1/76548 Research Article Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs Yan Zhu, 1
More informationNyquist-Rate D/A Converters. D/A Converter Basics.
Nyquist-Rate D/A Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 20 D/A Converter Basics. B in D/A is a digital signal (or word), B in b i B in = 2 1
More informationA novel Capacitor Array based Digital to Analog Converter
Chapter 4 A novel Capacitor Array based Digital to Analog Converter We present a novel capacitor array digital to analog converter(dac architecture. This DAC architecture replaces the large MSB (Most Significant
More informationAnalog / Mixed-Signal Circuit Design Based on Mathematics
群馬大学 小林研究室 S23-1 Analog Circuits III 10:15-10:45 AM Oct. 28, 2016 (Fri) Analog / Mixed-Signal Circuit Design Based on Mathematics Haruo Kobayashi Haijun Lin Gunma University, Japan Xiamen University of
More informationPipelined multi step A/D converters
Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase
More informationECEN 610 Mixed-Signal Interfaces
ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)
More informationEE 230 Lecture 40. Data Converters. Amplitude Quantization. Quantization Noise
EE 230 Lecture 40 Data Converters Amplitude Quantization Quantization Noise Review from Last Time: Time Quantization Typical ADC Environment Review from Last Time: Time Quantization Analog Signal Reconstruction
More informationPipelined A/D Converters
EE247 Lecture 2 AC Converters Pipelined ACs EECS 247 Lecture 2: ata Converters 24 H.K. Page Pipelined A/ Converters Ideal operation Errors and correction Redundancy igital calibration Implementation Practical
More informationNyquist-Rate A/D Converters
IsLab Analog Integrated ircuit Design AD-51 Nyquist-ate A/D onverters כ Kyungpook National University IsLab Analog Integrated ircuit Design AD-1 Nyquist-ate MOS A/D onverters Nyquist-rate : oversampling
More informationShort Course On Phase-Locked Loops and Their Applications Day 4, AM Lecture. Digital Frequency Synthesizers
Short Course On Phase-Locked Loops and Their Applications Day 4, AM Lecture Digital Frequency Synthesizers Michael Perrott August 4, 2008 Copyright 2008 by Michael H. Perrott All rights reserved. Why Are
More informationSummary Last Lecture
EE247 Lecture 19 ADC Converters Sampling (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track & hold T/H circuits T/H combined
More informationA Gray Code Based Time-to-Digital Converter Architecture and its FPGA Implementation
A Gray Code Based Time-to-Digital Converter Architecture and its FPGA Implementation Congbing Li Haruo Kobayashi Gunma University Gunma University Kobayashi Lab Outline Research Objective & Background
More informationLecture 10, ATIK. Data converters 3
Lecture, ATIK Data converters 3 What did we do last time? A quick glance at sigma-delta modulators Understanding how the noise is shaped to higher frequencies DACs A case study of the current-steering
More informationEE 435. Lecture 36. Quantization Noise ENOB Absolute and Relative Accuracy DAC Design. The String DAC
EE 435 Lecture 36 Quantization Noise ENOB Absolute and elative Accuracy DAC Design The String DAC . eview from last lecture. Quantization Noise in ADC ecall: If the random variable f is uniformly distributed
More informationData Converter Fundamentals
Data Converter Fundamentals David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 33 Introduction Two main types of converters Nyquist-Rate Converters Generate output
More informationEarly Monolithic Pipelined ADCs
Early Monolithic Pipelined ADCs Stephen H. Lewis Solid-State Circuits Research Laboratory Department of Electrical and Computer Engineering University of California, Davis CA USA 1 Pipelining Stage 1 Stage
More informationEE 435. Lecture 26. Data Converters. Data Converter Characterization
EE 435 Lecture 26 Data Converters Data Converter Characterization . Review from last lecture. Data Converter Architectures n DAC R-2R (4-bits) R R R R V OUT 2R 2R 2R 2R R d 3 d 2 d 1 d 0 V REF By superposition:
More informationA Nonuniform Quantization Scheme for High Speed SAR ADC Architecture
A Nonuniform Quantization Scheme for High Speed SAR ADC Architecture Youngchun Kim Electrical and Computer Engineering The University of Texas Wenjuan Guo Intel Corporation Ahmed H Tewfik Electrical and
More informationExtremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors
Extremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors Zhiheng Wei 1a), Keita Yasutomi ) and Shoji Kawahito b) 1 Graduate School of Science and Technology,
More informationB1L-A.4 "Split-ADC" Digital Background Correction of Open-Loop Residue Amplifier Nonlinearity Errors in a 14b Pipeline ADC
B1L-A.4 "Split-ADC" Digital Background Correction of Open-Loop Residue Amplifier Nonlinearity Errors in a 14b Pipeline ADC J.McNeill, S. Goluguri, A. Nair Worcester Polytechnic Institute (WPI), Worcester,
More informationDeep Submicron CMOS and the New Era of Creativity in Analog Design
Deep Submicron CMOS and the New Era of Creativity in Analog Design John A. McNeill Worcester Polytechnic Institute (WPI), Worcester, MA mcneill@ece.wpi.edu McNEILL: CREATIVITY IN DSM CMOS MAY 3, 2006 Overview
More informationD/A Converters. D/A Examples
D/A architecture examples Unit element Binary weighted Static performance Component matching Architectures Unit element Binary weighted Segmented Dynamic element matching Dynamic performance Glitches Reconstruction
More informationEE 435. Lecture 26. Data Converters. Data Converter Characterization
EE 435 Lecture 26 Data Converters Data Converter Characterization . Review from last lecture. Data Converter Architectures Large number of different circuits have been proposed for building data converters
More informationir. Georgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 Eindhoven University of Technology Xilinx
Calibration of Current Steering D/A Converters ir. eorgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 1 Eindhoven University of Technology 2 Xilinx Current-steering
More informationSlide Set Data Converters. Digital Enhancement Techniques
0 Slide Set Data Converters Digital Enhancement Techniques Introduction Summary Error Measurement Trimming of Elements Foreground Calibration Background Calibration Dynamic Matching Decimation and Interpolation
More informationEE 230 Lecture 43. Data Converters
EE 230 Lecture 43 Data Converters Review from Last Time: Amplitude Quantization Unwanted signals in the output of a system are called noise. Distortion Smooth nonlinearities Frequency attenuation Large
More informationEXAMPLE DESIGN PART 1
ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog circuit
More informationTop-Down Design of a xdsl 14-bit 4MS/s Σ Modulator in Digital CMOS Technology
Top-Down Design of a xdsl -bit 4MS/s Σ Modulator in Digital CMOS Technology R. del Río, J.M. de la Rosa, F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vázquez Instituto de Microelectrónica de Sevilla CNM-CSIC
More informationMulti-bit Cascade ΣΔ Modulator for High-Speed A/D Conversion with Reduced Sensitivity to DAC Errors
Multi-bit Cascade ΣΔ Modulator for High-Speed A/D Conversion with Reduced Sensitivity to DAC Errors Indexing terms: Multi-bit ΣΔ Modulators, High-speed, high-resolution A/D conversion. This paper presents
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics D3 - A/D converters» Error taxonomy» ADC parameters» Structures and taxonomy» Mixed converters» Origin of errors 12/05/2011-1
More informationELEN 610 Data Converters
Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power
More informationLecture 340 Characterization of DACs and Current Scaling DACs (5/1/10) Page 340-1
Lecture 34 Characterization of DACs and Current Scaling DACs (5//) Page 34 LECTURE 34 CHARACTERZATON OF DACS AND CURRENT SCALNG DACS LECTURE ORGANZATON Outline ntroduction Static characterization of DACs
More informationBehavioral Model of Split Capacitor Array DAC for Use in SAR ADC Design
Behavioral Model of Split Capacitor Array DAC for Use in SAR ADC Design PC.SHILPA 1, M.H PRADEEP 2 P.G. Scholar (M. Tech), Dept. of ECE, BITIT College of Engineering, Anantapur Asst Professor, Dept. of
More informationModeling All-MOS Log-Domain Σ A/D Converters
DCIS 04 Modeling All-MOS Log Σ ADCs Intro Circuits Modeling Example Conclusions 1/22 Modeling All-MOS Log-Domain Σ A/D Converters X.Redondo 1, J.Pallarès 2 and F.Serra-Graells 1 1 Institut de Microelectrònica
More informationEE247 Lecture 19. EECS 247 Lecture 19: Data Converters 2006 H.K. Page 1. Summary Last Lecture
EE247 Lecture 19 ADC Converters Sampling (continued) Clock boosters (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track
More informationBEHAVIORAL MODEL OF SPLIT CAPACITOR ARRAY DAC FOR USE IN SAR ADC DESIGN
BEHAVIORAL MODEL OF SPLIT CAPACITOR ARRAY DAC FOR USE IN SAR ADC DESIGN 1 P C.SHILPA, 2 M.H PRADEEP 1 P.G. Scholar (M. Tech), Dept. of ECE, BITIT College of Engineering, Anantapur 2 Asst Professor, Dept.
More informationAn Anti-Aliasing Multi-Rate Σ Modulator
An Anti-Aliasing Multi-Rate Σ Modulator Anthony Chan Carusone Depart. of Elec. and Comp. Eng. University of Toronto, Canada Franco Maloberti Department of Electronics University of Pavia, Italy May 6,
More information14 Gb/s AC Coupled Receiver in 90 nm CMOS. Masum Hossain & Tony Chan Carusone University of Toronto
14 Gb/s AC Coupled Receiver in 90 nm CMOS Masum Hossain & Tony Chan Carusone University of Toronto masum@eecg.utoronto.ca OUTLINE Chip-to-Chip link overview AC interconnects Link modelling ISI & sensitivity
More information8-bit 50ksps ULV SAR ADC
8-bit 50ksps ULV SAR ADC Fredrik Hilding Rosenberg Master of Science in Electronics Submission date: June 2015 Supervisor: Trond Ytterdal, IET Norwegian University of Science and Technology Department
More informationThe influence of parasitic capacitors on SAR ADC characteristics
The influence of parasitic capacitors on SAR ADC characteristics DMITRY NORMANOV, DMITRY OSIPOV National Research Nuclear University MEPHI ASIC Lab 59, Moscow, Kashirskoe shosse, 3 RUSSIA simplere@ya.ru
More informationLast Lecture. Power Dissipation CMOS Scaling. EECS 141 S02 Lecture 8
EECS 141 S02 Lecture 8 Power Dissipation CMOS Scaling Last Lecture CMOS Inverter loading Switching Performance Evaluation Design optimization Inverter Sizing 1 Today CMOS Inverter power dissipation» Dynamic»
More informationAnalog to Digital Converters (ADCs)
Analog to Digital Converters (ADCs) Note: Figures are copyrighted Proakis & Manolakis, Digital Signal Processing, 4 th Edition, Pearson Publishers. Embedded System Design A Unified HW Approach, Vahid/Givargis,
More informationAnalog to Digital Conversion
Analog to Digital Conversion ATmega Block Diagram Analog to Digital Converter Sample and Hold SA Converter Internal Bandgap eference 2 tj Analog to Digital Conversion Most of the real world is analog temperature,
More informationEE 435. Lecture 28. Data Converters Linearity INL/DNL Spectral Performance
EE 435 Lecture 8 Data Converters Linearity INL/DNL Spectral Performance Performance Characterization of Data Converters Static characteristics Resolution Least Significant Bit (LSB) Offset and Gain Errors
More informationSimulation, and Overload and Stability Analysis of Continuous Time Sigma Delta Modulator
UNLV Theses, Dissertations, Professional Papers, and Capstones 1-1-014 Simulation, and Overload and Stability Analysis of Continuous Time Sigma Delta Modulator Kyung Kang University of Nevada, Las Vegas,
More informationEE 505 Lecture 7. Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling
EE 505 Lecture 7 Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling . Review from last lecture. MatLab comparison: 512 Samples
More informationDigitally Assisted A/D Conversion- Trading off Analog Precision for Computing Power
Digitally Assisted A/D Conversion- Trading off Analog Precision for Computing Power UCB IC-Seminar November 25, 2002 Boris Murmann Prof. Bernhard E. Boser Outline Motivation Research Overview Analog Errors
More informationEnergy efficient A/D converter design
Energy efficient A/D converter design Akira Matsuzawa Tokyo Institute of Technology 0.06.8 A. Matsuzawa,Titech Matsuzawa & Okada Lab. Outline Overview of ADs OpAmp based AD design omparator based AD design
More informationTechnology Trend of ADCs
Technology Trend of ADs Akira Department of Physical Electronics Tokyo Institute of Technology 008.04.5 LSIDAT A. ontents Issues of pipeline ADs Revolution of SA ADs Fight back of pipelined ADs What determines
More informationSpurious-Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL. University of California at San Diego, La Jolla, CA
Spurious-Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL Kevin Wang 1, Ashok Swaminathan 1,2, Ian Galton 1 1 University of California at San Diego, La Jolla, CA 2 NextWave
More informationDevelopment of a Pulse Shape Discrimination IC
Development of a Pulse Shape Discrimination IC Michael Hall Southern Illinois University Edwardsville VLSI Design Research Laboratory October 20, 2006 Design Team Southern Illinois University Edwardsville:
More informationNOISE-SHAPING SAR ADCS
NOISE-SHAPING SAR ADCS by Jeffrey Alan Fredenburg A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy (Electrical Engineering) in the University of
More informationEXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS
CMOS Analog IC Design Page 10.3-1 10.3 - EXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS TECHNIQUE: Divide the total resolution N into k smaller sub-dacs each with a resolution of N k. Result:
More informationOversampling Converters
Oversampling Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 56 Motivation Popular approach for medium-to-low speed A/D and D/A applications requiring
More informationEEO 401 Digital Signal Processing Prof. Mark Fowler
EEO 401 Digital Signal Processing Pro. Mark Fowler Note Set #14 Practical A-to-D Converters and D-to-A Converters Reading Assignment: Sect. 6.3 o Proakis & Manolakis 1/19 The irst step was to see that
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationJ.-M Friedt. FEMTO-ST/time & frequency department. slides and references at jmfriedt.free.fr.
FEMTO-ST/time & frequency department jmfriedt@femto-st.fr slides and references at jmfriedt.free.fr February 21, 2018 1 / 17 Basics ADC: discrete time (aliasing) and discrete levels (quantization) V =
More informationSWITCHED CAPACITOR AMPLIFIERS
SWITCHED CAPACITOR AMPLIFIERS AO 0V 4. AO 0V 4.2 i Q AO 0V 4.3 Q AO 0V 4.4 Q i AO 0V 4.5 AO 0V 4.6 i Q AO 0V 4.7 Q AO 0V 4.8 i Q AO 0V 4.9 Simple amplifier First approach: A 0 = infinite. C : V C = V s
More informationLab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1
Lab 3 Revisited Zener diodes R C 6.091 IAP 2008 Lecture 4 1 Lab 3 Revisited +15 Voltage regulators 555 timers 270 1N758 0.1uf 5K pot V+ V- 2N2222 0.1uf V o. V CC V Vin s = 5 V Vc V c Vs 1 e t = RC Threshold
More informationA Modeling Environment for the Simulation and Design of Charge Redistribution DACs Used in SAR ADCs
204 UKSim-AMSS 6th International Conference on Computer Modelling and Simulation A Modeling Environment for the Simulation and Design of Charge Redistribution DACs Used in SAR ADCs Stefano Brenna, Andrea
More informationSingle Event Radiation Test Report. Microsemi LX Analog Input RAD Tolerant Telemetry Controller
Single Event Radiation Test Report Microsemi LX7730 64 Analog Input RAD Tolerant Telemetry Controller Doc. N :TDRS-0020-4 Page 1/33 TABLE OF CONTENT 1. PURPOSE AND SCOPE... 3 2. APPLICABLE DOCUMENT...
More informationDirect Mismatch Characterization of femto-farad Capacitors
Direct Mismatch Characterization of femto-farad Capacitors Item Type Article Authors Omran, Hesham; Elafandy, Rami T.; Arsalan, Muhammad; Salama, Khaled N. Citation Direct Mismatch Characterization of
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor
More informationBackground Digital Calibration Techniques for Pipelined ADC s y
Background Digital Calibration Techniques for Pipelined ADC s y Un-Ku Moon Lucent Technologies Bell Laboratories 555 Union Blvd., Allentown, PA 1813 Bang-Sup Song Coordinated Science Laboratory University
More informationWhere Does Power Go in CMOS?
Power Dissipation Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit Path between Supply Rails during Switching Leakage Leaking
More informationEXAMPLE DESIGN PART 1
EE37 Advanced Analog ircuits Lecture 3 EXAMPLE DESIGN PART Richard Schreier richard.schreier@analog.com Trevor aldwell trevor.caldwell@utoronto.ca ourse Goals Deepen understanding of MOS analog circuit
More informationConventional Wisdom Benefits and Consequences of Annealing Understanding of Engineering Principles
EE 508 Lecture 41 Conventional Wisdom Benefits and Consequences of Annealing Understanding of Engineering Principles by Randy Geiger Iowa State University Review from last lecture Conventional Wisdom:
More informationEE241 - Spring 2006 Advanced Digital Integrated Circuits
EE241 - Spring 2006 Advanced Digital Integrated Circuits Lecture 20: Asynchronous & Synchronization Self-timed and Asynchronous Design Functions of clock in synchronous design 1) Acts as completion signal
More informationUNIVERSITÀ DEGLI STUDI DI CATANIA. Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo
UNIVERSITÀ DEGLI STUDI DI CATANIA DIPARTIMENTO DI INGEGNERIA ELETTRICA, ELETTRONICA E DEI SISTEMI Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo
More informationADC Bit, 50MHz Video A/D Converter
ADC- -Bit, 0MHz Video A/D Converter FEATURES Low power dissipation (0mW max.) Input signal bandwith (00MHz) Optional synchronized clamp function Low input capacitance (pf typ.) +V or +V /+.V power supply
More informationMeasurement and Instrumentation. Sampling, Digital Devices, and Data Acquisition
2141-375 Measurement and Instrumentation Sampling, Digital Devices, and Data Acquisition Basic Data Acquisition System Analog Form Analog Form Digital Form Display Physical varialble Sensor Signal conditioning
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 3 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationEE 505 Lecture 10. Spectral Characterization. Part 2 of 2
EE 505 Lecture 10 Spectral Characterization Part 2 of 2 Review from last lecture Spectral Analysis If f(t) is periodic f(t) alternately f(t) = = A A ( kω t + ) 0 + Aksin θk k= 1 0 + a ksin t k= 1 k= 1
More informationLow-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement
Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Markus Bingesser austriamicrosystems AG Rietstrasse 4, 864 Rapperswil, Switzerland
More informationIntroduction to Embedded Data Converters
Introduction to Embedded Data onverters Akira Matsuzawa Tokyo Institute of Technology 006.06.4. VLSI symposia 006, A. Matsuzawa, Tokyo Tech. 006.06.4. VLSI symposia 006, A. Matsuzawa, Tokyo Tech. ontents.
More informationFuture Trends in Microelectronics Impact on Detector Readout. Paul O Connor
Future Trends in Microelectronics Impact on Detector Readout Paul O Connor Outline CMOS Technology Scaling Analog Circuits Radiation Effects Cost Detector Development Symposium Paul O'Connor BNL April
More informationEE 435. Lecture 29. Data Converters. Linearity Measures Spectral Performance
EE 435 Lecture 9 Data Converters Linearity Measures Spectral Performance Linearity Measurements (testing) Consider ADC V IN (t) DUT X IOUT V REF Linearity testing often based upon code density testing
More informationA LDO Regulator with Weighted Current Feedback Technique for 0.47nF-10nF Capacitive Load
A LDO Regulator with Weighted Current Feedback Technique for 0.47nF-10nF Capacitive Load Presented by Tan Xiao Liang Supervisor: A/P Chan Pak Kwong School of Electrical and Electronic Engineering 1 Outline
More informationA Novel LUT Using Quaternary Logic
A Novel LUT Using Quaternary Logic 1*GEETHA N S 2SATHYAVATHI, N S 1Department of ECE, Applied Electronics, Sri Balaji Chockalingam Engineering College, Arani,TN, India. 2Assistant Professor, Department
More informationEXAMPLE DESIGN PART 2
ECE37 Advanced Analog Circuits Lecture 4 EXAMPLE DESIGN PART 2 Richard Schreier richard.schreier@analog.com Trevor Caldwell trevor.caldwell@utoronto.ca Course Goals Deepen understanding of CMOS analog
More informationAdvanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs
Advanced Analog Integrated Circuits Operational Transconductance Amplifier II Multi-Stage Designs Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard
More informationExperimental Verification of a Timing Measurement Circuit With Self-Calibration
19 th IEEE IMS3TW, Porto Alegre, Brazil Sept. 17, 2014 Experimental Verification of a Timing Measurement Circuit With Self-Calibration Kateshi Chujyo, Daiki Hirabayashi, Kentaroh Katoh Conbing Li, Yutaroh
More informationAnalog Design Challenges in below 65nm CMOS
Analog Design Challenges in below 65nm CMOS T. R. Viswanathan University of Texas at Austin 4/11/2014 Seminar 1 Graduate Students Amit Gupta (TI):Two-Step VCO based ADC K. R. Raghunandan (Si Labs): Analog
More informationEE 521: Instrumentation and Measurements
Aly El-Osery Electrical Engineering Department, New Mexico Tech Socorro, New Mexico, USA September 23, 2009 1 / 18 1 Sampling 2 Quantization 3 Digital-to-Analog Converter 4 Analog-to-Digital Converter
More informationThe Hermes Recoil Silicon Detector
The Hermes Recoil Silicon Detector Introduction Detector design considerations Silicon detector overview TIGRE microstrip sensors Readout electronics Test beam results Vertex 2002 J. Stewart DESY Zeuthen
More informationDevelopment of a Radiation Hard CMOS Monolithic Pixel Sensor
Development of a Radiation Hard CMOS Monolithic Pixel Sensor M. Battaglia 1,2, D. Bisello 3, D. Contarato 2, P. Denes 2, D. Doering 2, P. Giubilato 2,3, T.S. Kim 2, Z. Lee 2, S. Mattiazzo 3, V. Radmilovic
More informationPARALLEL DIGITAL-ANALOG CONVERTERS
CMOS Analog IC Design Page 10.2-1 10.2 - PARALLEL DIGITAL-ANALOG CONVERTERS CLASSIFICATION OF DIGITAL-ANALOG CONVERTERS CMOS Analog IC Design Page 10.2-2 CURRENT SCALING DIGITAL-ANALOG CONVERTERS GENERAL
More informationBlind phase/frequency synchronization with low-precision ADC: a Bayesian approach
Blind phase/frequency synchronization with low-precision ADC: a Bayesian approach Aseem Wadhwa, Upamanyu Madhow Department of ECE, UCSB 1/26 Modern Communication Receiver Architecture Analog Digital TX
More informationETSF15 Analog/Digital. Stefan Höst
ETSF15 Analog/Digital Stefan Höst Physical layer Analog vs digital Sampling, quantisation, reconstruction Modulation Represent digital data in a continuous world Disturbances Noise and distortion Synchronization
More informationChapter 8. Low-Power VLSI Design Methodology
VLSI Design hapter 8 Low-Power VLSI Design Methodology Jin-Fu Li hapter 8 Low-Power VLSI Design Methodology Introduction Low-Power Gate-Level Design Low-Power Architecture-Level Design Algorithmic-Level
More informationQuantization Noise Cancellation for FDC-Based Fractional-N PLLs
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 62, NO. 12, DECEMBER 2015 1119 Quantization Noise Cancellation for FDC-Based Fractional-N PLLs Christian Venerus, Member, IEEE,andIanGalton,Fellow,
More informationDigital Electronic Meters
Digital Electronic Meters EIE 240 Electrical and Electronic Measurement May 1, 2015 1 Digital Signal Binary or two stages: 0 (Low voltage 0-3 V) 1 (High voltage 4-5 V) Binary digit is called bit. Group
More informationThe ATLAS Silicon Microstrip Tracker
9th 9th Topical Seminar on Innovative Particle and Radiation Detectors 23-26 May 2004 Siena3 The ATLAS Silicon Microstrip Tracker Zdenek Dolezal, Charles University at Prague, for the ATLAS SCT Collaboration
More information3. Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value
EGC22 Digital Logic Fundamental Additional Practice Problems. Complete the following table of equivalent values. Binary. Octal 35.77 33.23.875 29.99 27 9 64 Hexadecimal B.3 D.FD B.4C 2. Calculate the following
More informationEE241 - Spring 2001 Advanced Digital Integrated Circuits
EE241 - Spring 21 Advanced Digital Integrated Circuits Lecture 12 Low Power Design Self-Resetting Logic Signals are pulses, not levels 1 Self-Resetting Logic Sense-Amplifying Logic Matsui, JSSC 12/94 2
More informationObjective and Outline. Acknowledgement. Objective: Power Components. Outline: 1) Acknowledgements. Section 4: Power Components
Objective: Power Components Outline: 1) Acknowledgements 2) Objective and Outline 1 Acknowledgement This lecture note has been obtained from similar courses all over the world. I wish to thank all the
More information