Discrete-Time Filter (Switched-Capacitor Filter) IC Lab

Size: px
Start display at page:

Download "Discrete-Time Filter (Switched-Capacitor Filter) IC Lab"

Transcription

1 Discreteime Filter (Switchedapacitor Filter) I Lab

2 Discreteime Filters AntiAliasing Filter & Smoothing Filter f pass f stop A attenuation FIR Filters f max Windowing (Kaiser), Optimization 0 f s f max f s f s f max IIR Filters Frequency ransformation from Filters Forward / Backward Euler ransformation Bilinear ransformation Lossless Discrete Integrator (LDI) ransformation I Lab

3 S ircuit Motivation Active R Filter R imeonstant ariation ~ 30% apacitance Ratio ariation ~ 0.% Building Blocks Well Integrated Operational Amplifier : Foldedascode onfiguration apacitor : PolyPoly, MetalMetal Switches : ransmission Gate MultiPhase NonOverlapping locks I Lab

4 Foldedascode Op Amp SingleStage Op Amp DD Frequency ompensation M 9 M 0 BP by Load apacitance L D voltage gain A ( 0) g R g [ g r ] m m m ds M M v in M6 M 5 BP M 3 M 4 v UnityGain Frequency ω 0dB gm L BN M 0 M 7 M 8 Slew Rate SR I 0 L SS Fully Differential ersion I Lab

5 S ircuit Applications Analog Discreteime Filters Analog Discreteime Signal Processing ircuits oltage Amplifiers, GA Interpolators, Decimations Modulators, Demodulators, Mixers Oscillators, Waveform Generators,.. Data ransceivers : elecom I, ODE, Baseband Processors,. Data onverters DA : hargeredistribution, yclic (Algorithmic) AD : Successive Approximation, yclic (Algorithmic), Pipeline SigmaDelta Modulators Other Areas I Lab

6 Basic Idea of S ircuits Req harge ransfer ( ) Q Q ( ) Q Average urrent during Q ( ) Iavg Equivalent Resistance R eq Iavg f S I Lab

7 R vs S Integrators R v v Passive Resistor Switchedapacitor Branch v R t ( t) v ( τ) dτ H ( s) in a in ( s) ( s) R s Requirements R I Lab

8 S Integrator Operations v v q q v v v f f q v q q ( n) v( n) vin( n) ( n) v ( n) [ 0 v ( n) ] q q ( n) v( n) 0 ( n) v ( n) [ 0 v ( n) ] at the integration time (f ) n, (f ) n, Dq Dq q q( n) q( n) q( n ) 0 { vin( n ) } ( n) q( n) q( n ) [ 0 v( n) ] [ 0 v( n ) ] [ v ( n) v ( n ) ] v ( n ) in I Lab

9 Basic S Integrator v q v q v t n t n/ t n t n/ t n q q [ 0 { vin( n ) }] [ v( n) v( n ) ] [ v ( n) v ( n ) ] v t n t n t n ( z) [ z ] ( z) z in v t n/ t n/ H ( z) in ( z) z ( z) z v I Lab

10 Basic Integrator v q v q v t n t n/ t n t n/ t n q q [ vin( n) 0] [ v( n) v( n ) ] [ v ( n) v ( n ) ] v t n t n t n ( z) [ z ] ( z) in v t n/ t n/ H ( z) in ( z) ( z) z v I Lab

11 I Lab Frequency Response of SI ransfer Function ondition : W << ontinuousime Integrator For Same Frequency Response ( ) ( ) e H z e H j e z j j Ω Ω Ω ( ) ( ) j j H e j Ω Ω Ω Ω L ( ) ( ) Ω Ω Ω j R H s j H j s R / & accurate / & accurate

12 Parasitic apacitance Problem P3 P4 v P P P ( ) P H z z z P : onnected to GND P3 : onnected to irtual GND P4 : onnected to Output of an Amplifier I Lab

13 ParasiticInsensitive S Integrators v v H ( ) ( z) z z H( z) ( z) z in in ( z) ( z) z All Parasitic apacitors onnected to GND / irtual GND oltage Source / Output of Amplifier I Lab

14 Signal Flow Graph Establishment (n) q(n) v (n) in z (z ) Switched Branch Input : in, Output : DQ q ( n) q( n) q( n ) [ 0 vin( n) ] Q( z) z ( z) Op Amp w/ Feedback Input : DQ, Output :, v in ( n) v ( n ) q( n) ( z ( z) Q( z) ) I Lab

15 Signal Flow Graph for S Integrators v ( z ) v F v z (/ F ) z v 3 z 3 ( z) ( z) ( z) ( z) 3 F F z F z I Lab

16 storder S Filter Active R ersion S ersion F R 3 R F v (n) in (s) (s) (n) 3 Signal Flow Graph in (z ) F (z ) 3 ( ) H z in ( z) F F ( z) 3 F z z I Lab

17 HighOrder Filter Implementation ascade of Biquad Blocks X H H i H N/ Y N N bz bz b0 i i az az a0 ( ) Hi( z) H z H H...H i...h N/ RL Prototype X(s) R S L L R L Y(s) I I sl ( s) [ ( s) ( s) ] ( z) I ( s) z s z I Lab

18 LowQ S Biquad Active R ersion S ersion k 4 F k 6 F (s) ω 0 /h 0 F /ω 0 /ω 0 Q/ω 0 F v (s) k F F k 5 F F v /h k F h ( ) H s in ( s) hs hs h ( s) ωo s s ω Q o 0 k 3 F I Lab

19 LowQ S Biquad (cont d) Signal Flow Graph k 4 k 6 k k 5 z z z v k k 3 (z ) ransfer Function ( ) H z in ( z) ( z) ( k k3) z ( kk5 k k3 ) z k3 az az a ( k ) z ( k k k ) z b z b z k 3 a 0 k a a 0 k5 a 0 a a k 6 b 4 k5 b b k k I Lab

20 HighQ S Biquad Active R ersion S ersion k 4 F /ω 0 (s) ω 0 /h 0 F /Q /ω 0 F v (s) k F F k 6 F k 5 F F v h /ω 0 k F h k 3 F ( ) H s in ( s) hs hs h ( s) ωo s s ω Q o 0 I Lab

21 HighQ S Biquad (cont d) Signal Flow Graph k 4 k 6 (z ) k k 5 z z z v k (z ) k 3 (z ) ransfer Function ( ) H z in ( z) ( z) k 3 z z ( kk5 kk5 k3 ) z ( k3 kk5) az az a ( k k k k ) z ( k k ) z bz b k k 3 a k5 a a0 k k5 a 0 a a 5 k6 b0 k 4 k5 b b0 k I Lab

22 S Ladder Filter RL Prototype R S I L 3 R L v I 3 s sl s 3 ( ) ( ) 3 ( I) in R S 3 R L ( I ) Block Diagram /R S in (s) /R S I s sl s 3 3 /R L I Lab

23 S Ladder Filter (cont d) Active R Implementation S Implementation R S in S S in (s) I L 3 3 (s) S L R R S L L 3 L R L I Lab

24 in S L S 3 For discharged to GND For connected to I/O of op amp. in S L S 3 φ φ φ L L I Lab

25 Scaling for Maximum Dynamic Range apacitors onnected to Output of Op Amp k, m,k m,k α k,k / α k For Maximum Output of Op Amp k, max,k a k max,k / max,lin d a d a a a (n) v (n) b c (n) v (n) a b a c max,lin max, max,lin max, Noise Increase by Much Less than O(a k ) I Lab

26 Scaling for Minimum apacitance apacitors onnected to Input of Op Amp k, n,k n,k β k in,k For Minimum apacitance of Op Amp k, min,k β k min / min,k where min is the min. capacitance value set by technology. Smallest apacitor onnected to Input of Op Amp k ~ min otal apacitance Minimized I Lab

27 Nonideal Problems in S FIlters Switch Nonidealities NonZero OnResistance harge Injection Junction Leakage urrent apacitance Nonidealities Mismatch Problem Op Amp Nonidealities Offset oltage Finite D Gain & Bandwidth Limited Slew Rate NonZero Output Impedance Noise I Lab

28 harge Injection φ ov e v Due to Overlap apacitance O Signal Independent O O ( ) Due to hannel harge DQ H Signal Dependent O DD SS H Q H ox WL ( ) WL ( ) GS H ox DD S H I Lab

29 Solution D O HalfSize Dummy Switch Driven By omplement locks ransmission Gate Fully Differential Approach S v S v ov () & ov () ancelled Each Other I Lab

30 Solution D H Delayed locking Scheme φ 4 φ 3 v φ 3 φ 4 Due to S : hannel harge Dependent on in Due to S3 & S4 : hannel harge Dependent on GND an be Removed uring Off S 3 & S 4 Earlier hannel harge of S Isolated from Using ompensation apacitor Insert () Q H Stored on ompensation apacitor I Lab

31 apacitance Mismatch Area Inaccuracy & Oxide hickness ariation Keep apacitance Ratio onstant 0µm 40µm 0µm 0µm 0µm 40µm ( ) ( 400.5) ( 00.5 ) ( 00.5 ).6% error ( 00.5 ) ( 00.5 ) ( 00.5) ( 00.5 ) 4 I Lab

32 apacitance Lay ommomentroid Approach 4 4 Ground Shielding poly nwell analog ground poly n I Lab

33 DS echnique orrelated Double Sampling an Remove Offset oltage, /fnoise, Power Supply Noise, Finite D Gain Error f f offset Stored offset Removed v v offset v v v offset v offset v offset I Lab

34 Finite D Gain of Op Amp v / A 0 v ransfer Function Frequency Response Magnitude Error ( ) H z A 0 jω jω Hideal ( ) ( e ) H e m ( ω) m A A 0 z e jω ( ω) jθ( ω) jsin( ω ) m( ω) jθ( ω) 0 Phase Error θ ( ω) A 0 sin ( ω ) I Lab

35 I Lab Finite Bandwidth of Op Amp Op Amp : OnePole System w/ Unity Gain Freq. of w 0 Frequency Response Magnitude Error Phase Error A (s) [db] A 0 0 p ω 0 ω ( ) p s p s p A p s A s A ω ( ) ( ) ( ) ( ) ( ) ω ω ω ω ω ω F jsin e e H F H e j j ideal j ( ) ( ) ( ) cos e m F o 0 ω ω ω ω ( ) ( ) ( ) sin e F 0 0 ω θ ω ω ω

36 Lay Example ADD ASS GND Op Amp Well apacitor DDD DSS LKs Switch I Lab

37 S Filter Simulation Example LowQ S Lowpass Biquad Filter FF Analysis for Each Frequency of Interest.fft v(node) np 048 format unorm ircuit Schematic φ 0.68p Simulation Results ndorder S Lowpass Biquad Low Q.56p p 0.68p v magnitude (db) p 50 0p Model first ircuit Second frequency (Hz) I Lab

38 Implementation Example 5thOrder Lowpass Filter for ISDN UI/F AFE x Filter 0 0 H(f) [db] : calculation o : simulation x : measurement frequency [Hz] I Lab

39 Recent Advance Example 6thOrder hannel Select Lowpass Filter IEEE LSI Symposium 996. I Lab

40 Recent Advance Example Bandpass Biquad w/ GainEnhancement Replica Op Amp f center 0MHz (Q0) f sample 00MHz IEEE ISS 997. I Lab

41 Recent Advance Example 3 Bandpass Biquad w/ Switched Op Amp f center 440kHz (Q6.7) w/ f s.8mhz Power DD IEEE ISS 997. I Lab

42 Recent Advance Example 4 00MSampes/s SLPF 0.5µm MOS echnology Power DD 3 IEEE ISS 999. I Lab

43 Recent Advance Example 5 SBPF w/ Switched Op Amp 0.5µm MOS echnology f o 75kHz w/ Q 45 Power DD IEEE ISS 000. I Lab

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

More information

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater

More information

Switched Capacitor Filters (SCF)

Switched Capacitor Filters (SCF) Switched apacitor Filters SF) Passive Filters omponents are R, L, Big, Heavy, discrete Inductors are limited in quality Designed in sdomain Active R filters omponents are Opamps, OTAs, R s and s an be

More information

ELEN 610 Data Converters

ELEN 610 Data Converters Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power

More information

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties

More information

Lectures on APPLICATIONS

Lectures on APPLICATIONS APP0 University of alifornia Berkeley ollege of Engineering Department of Electrical Engineering and omputer Science obert W. Brodersen EES40 Analog ircuit Design t ISE Lectures on APPLIATINS t FALL.0V

More information

Chapter 2 Switched-Capacitor Circuits

Chapter 2 Switched-Capacitor Circuits Chapter 2 Switched-Capacitor Circuits Abstract his chapter introduces SC circuits. A brief description is given for the main building blocks of a SC filter (operational amplifiers, switches, capacitors,

More information

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2) Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 0., 0.2) Tuesday 6th of February, 200, 9:5 :45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics Office

More information

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)

Discrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2) Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 10.1, 10.2) Tuesday 16th of February, 2010, 0, 9:15 11:45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics

More information

Sample-and-Holds David Johns and Ken Martin University of Toronto

Sample-and-Holds David Johns and Ken Martin University of Toronto Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters

More information

An Analysis on a Pseudo- Differential Dynamic Comparator with Load Capacitance Calibration

An Analysis on a Pseudo- Differential Dynamic Comparator with Load Capacitance Calibration An Analysis on a Pseudo- Differential Dynamic omparator with Load apacitance alibration Daehwa Paik, Masaya Miyahara, and Akira Tokyo Institute of Technology, Japan 011/10/7 ontents 1 Topology of Dynamic

More information

System on a Chip. Prof. Dr. Michael Kraft

System on a Chip. Prof. Dr. Michael Kraft System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor

More information

Analog and Mixed-Signal Center, TAMU

Analog and Mixed-Signal Center, TAMU Analog and MixedSignal enter, TAMU SampleandHold ircuit S/H: S H S H S H S H S t i S/H circuit o o S/H command i Block Diagram Idealized Response t Performances of S & H Realistic Transient Response: Input

More information

ECEN 610 Mixed-Signal Interfaces

ECEN 610 Mixed-Signal Interfaces ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)

More information

Design of Analog Integrated Circuits

Design of Analog Integrated Circuits Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4

More information

Nyquist-Rate A/D Converters

Nyquist-Rate A/D Converters IsLab Analog Integrated ircuit Design AD-51 Nyquist-ate A/D onverters כ Kyungpook National University IsLab Analog Integrated ircuit Design AD-1 Nyquist-ate MOS A/D onverters Nyquist-rate : oversampling

More information

Electronic Circuits Summary

Electronic Circuits Summary Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

More information

1 Introduction 1. 2 Elements of filter design 2. 3 FPAA technology Capacitor bank diagram Switch technology... 6

1 Introduction 1. 2 Elements of filter design 2. 3 FPAA technology Capacitor bank diagram Switch technology... 6 MS Thesis of hristian Birk Application and Evaluation of FPAA Table of contents 1 Introduction 1 Elements of filter design 3 FPAA technology 4 3.1 apacitor bank diagram... 5 3. Switch technology... 6 4

More information

EE 508 Lecture 29. Integrator Design. Metrics for comparing integrators Current-Mode Integrators

EE 508 Lecture 29. Integrator Design. Metrics for comparing integrators Current-Mode Integrators EE 508 Lecture 29 Integrator Design Metrics for comparing integrators urrent-mode Integrators eview from last time nti-aliasing filter often required to limit frequency content at input to S filters ontinuous-time

More information

Homework Assignment 11

Homework Assignment 11 Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors

More information

2N5545/46/47/JANTX/JANTXV

2N5545/46/47/JANTX/JANTXV N//7/JANTX/JANTXV Monolithic N-Channel JFET Duals Product Summary Part Number V GS(off) (V) V (BR)GSS Min (V) g fs Min (ms) I G Max (pa) V GS V GS Max (mv) N. to.. N. to.. N7. to.. Features Benefits Applications

More information

Characteristics of Active Devices

Characteristics of Active Devices 007/Oct/17 1 haracteristics of Active Devices Review of MOSFET Physics MOS ircuit Applications Review of JT Physics MOS Noise JT Noise MS/RF Technology Roadmap MS MOS 1., 1.0, 0.8µm 0.60, 0.50µm 0.45,

More information

EE247 Lecture 16. Serial Charge Redistribution DAC

EE247 Lecture 16. Serial Charge Redistribution DAC EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic

More information

Lecture 7, ATIK. Continuous-time filters 2 Discrete-time filters

Lecture 7, ATIK. Continuous-time filters 2 Discrete-time filters Lecture 7, ATIK Continuous-time filters 2 Discrete-time filters What did we do last time? Switched capacitor circuits with nonideal effects in mind What should we look out for? What is the impact on system

More information

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First

More information

OPERATIONAL AMPLIFIER APPLICATIONS

OPERATIONAL AMPLIFIER APPLICATIONS OPERATIONAL AMPLIFIER APPLICATIONS 2.1 The Ideal Op Amp (Chapter 2.1) Amplifier Applications 2.2 The Inverting Configuration (Chapter 2.2) 2.3 The Non-inverting Configuration (Chapter 2.3) 2.4 Difference

More information

EE C245 ME C218 Introduction to MEMS Design

EE C245 ME C218 Introduction to MEMS Design EE C45 ME C8 Introduction to MEMS Design Fall 007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 9470 Lecture 5: Output t

More information

Appendix A Butterworth Filtering Transfer Function

Appendix A Butterworth Filtering Transfer Function Appendix A Butterworth Filtering Transfer Function A.1 Continuous-Time Low-Pass Butterworth Transfer Function In order to obtain the values for the components in a filter, using the circuits transfer function,

More information

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013. Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at

More information

INTC 1307 Instrumentation Test Equipment Teaching Unit 6 AC Bridges

INTC 1307 Instrumentation Test Equipment Teaching Unit 6 AC Bridges IHLAN OLLEGE chool of Engineering & Technology ev. 0 W. lonecker ev. (8/6/0) J. Bradbury INT 307 Instrumentation Test Equipment Teaching Unit 6 A Bridges Unit 6: A Bridges OBJETIVE:. To explain the operation

More information

Lecture 400 Discrete-Time Comparators (4/8/02) Page 400-1

Lecture 400 Discrete-Time Comparators (4/8/02) Page 400-1 Lecture 400 DiscreteTime omparators (4/8/02) Page 4001 LETURE 400 DISRETETIME OMPARATORS (LATHES) (READING: AH 475483) Objective The objective of this presentation is: 1.) Illustrate discretetime comparators

More information

Digital Integrated Circuits A Design Perspective

Digital Integrated Circuits A Design Perspective Designing ombinational Logic ircuits dapted from hapter 6 of Digital Integrated ircuits Design Perspective Jan M. Rabaey et al. opyright 2003 Prentice Hall/Pearson 1 ombinational vs. Sequential Logic In

More information

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review.

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review. Schedule Date Day lass No. 0 Nov Mon 0 Exam Review Nov Tue Title hapters HW Due date Nov Wed Boolean Algebra 3. 3.3 ab Due date AB 7 Exam EXAM 3 Nov Thu 4 Nov Fri Recitation 5 Nov Sat 6 Nov Sun 7 Nov Mon

More information

Input and Output Impedances with Feedback

Input and Output Impedances with Feedback EE 3 Lecture Basic Feedback Configurations Generalized Feedback Schemes Integrators Differentiators First-order active filters Second-order active filters Review from Last Time Input and Output Impedances

More information

EE 508 Lecture 31. Switched Current Filters

EE 508 Lecture 31. Switched Current Filters EE 508 Lecture 31 Switched Current Filters Review from last time Current-Mode Filters I IN I 0 I 0 s+αi0 s I OUT T s 2 IOUT I 0 I 2 2 IN s + I0s+I 0 Basic Concepts of Benefits of Current-Mode Filters:

More information

Master Degree in Electronic Engineering. Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y Switched Capacitor

Master Degree in Electronic Engineering. Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y Switched Capacitor Master Degree in Electronic Engineering TOP-UIC Torino-Chicago Double Degree Project Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y. 2013-2014 Switched Capacitor Working Principles

More information

Introduction to Switched Capacitor Circuits

Introduction to Switched Capacitor Circuits Microprocessor Laboratory Asian ourse on Advanced LSI Design Techniques usg a Hardware Description Language Manila, The Philippes 25 November 13 December 2002 Introduction to Switched apacitor ircuits

More information

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution) Georgia Institute of Technology School of Electrical and Computer Engineering Midterm-1 Exam (Solution) ECE-6414 Spring 2012 Friday, Feb. 17, 2012 Duration: 50min First name Solutions Last name Solutions

More information

CMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices

CMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices EECS240 Spring 2008 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS echnology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 oday s Lecture

More information

Lecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1

Lecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1 Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog

More information

Monolithic N-Channel JFET Dual

Monolithic N-Channel JFET Dual N9 Monolithic N-Channel JFET Dual V GS(off) (V) V (BR)GSS Min (V) g fs Min (ms) I G Max (pa) V GS V GS Max (mv). to. Monolithic Design High Slew Rate Low Offset/Drift Voltage Low Gate Leakage: pa Low Noise:

More information

Monolithic N-Channel JFET Duals

Monolithic N-Channel JFET Duals Monolithic N-Channel JFET Duals N96/97/98/99 Part Number V GS(off) (V) V (BR)GSS Min (V) Min (ms) I G Max (pa) V GS V GS Max (mv) N96.7 to N97.7 to N98.7 to N99.7 to Monolithic Design High Slew Rate Low

More information

Stability and Frequency Compensation

Stability and Frequency Compensation 類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,

More information

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process EECS240 Spring 202 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS Technology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 Today s Lecture

More information

MULTIRATE SYSTEMS. work load, lower filter order, lower coefficient sensitivity and noise,

MULTIRATE SYSTEMS. work load, lower filter order, lower coefficient sensitivity and noise, MULIRAE SYSEMS ransfer signals between two systems that operate with different sample frequencies Implemented system functions more efficiently by using several sample rates (for example narrow-band filters).

More information

Chapter 4 Field-Effect Transistors

Chapter 4 Field-Effect Transistors Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation

More information

Module 4. Single-phase AC Circuits. Version 2 EE IIT, Kharagpur 1

Module 4. Single-phase AC Circuits. Version 2 EE IIT, Kharagpur 1 Module 4 Single-phase A ircuits ersion EE IIT, Kharagpur esson 4 Solution of urrent in -- Series ircuits ersion EE IIT, Kharagpur In the last lesson, two points were described:. How to represent a sinusoidal

More information

Nyquist-Rate D/A Converters. D/A Converter Basics.

Nyquist-Rate D/A Converters. D/A Converter Basics. Nyquist-Rate D/A Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 20 D/A Converter Basics. B in D/A is a digital signal (or word), B in b i B in = 2 1

More information

Homework Assignment 08

Homework Assignment 08 Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

More information

Modeling All-MOS Log-Domain Σ A/D Converters

Modeling All-MOS Log-Domain Σ A/D Converters DCIS 04 Modeling All-MOS Log Σ ADCs Intro Circuits Modeling Example Conclusions 1/22 Modeling All-MOS Log-Domain Σ A/D Converters X.Redondo 1, J.Pallarès 2 and F.Serra-Graells 1 1 Institut de Microelectrònica

More information

A 51pW Reference-Free Capacitive-Discharging Oscillator Architecture Operating at 2.8Hz. Sept Hui Wang and Patrick P.

A 51pW Reference-Free Capacitive-Discharging Oscillator Architecture Operating at 2.8Hz. Sept Hui Wang and Patrick P. A 51pW Reference-Free apacitive-discharging Oscillator Architecture Operating at 2.8Hz Sept. 28 2015 Hui Wang and Patrick P. Mercier Wireless Sensing Platform Long-Term Health Monitoring - Blood glucose

More information

Oversampling Converters

Oversampling Converters Oversampling Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 56 Motivation Popular approach for medium-to-low speed A/D and D/A applications requiring

More information

Chapter 31: RLC Circuits. PHY2049: Chapter 31 1

Chapter 31: RLC Circuits. PHY2049: Chapter 31 1 hapter 31: RL ircuits PHY049: hapter 31 1 L Oscillations onservation of energy Topics Damped oscillations in RL circuits Energy loss A current RMS quantities Forced oscillations Resistance, reactance,

More information

EE247 Lecture 10. Switched-Capacitor Integrator C

EE247 Lecture 10. Switched-Capacitor Integrator C EE247 Lecture 0 Switched-apacitor Filter Switched-capacitor integrator DDI integrator LDI integrator Effect of paraitic capacitance Bottom-plate integrator topology Reonator Bandpa filter Lowpa filter

More information

DESIGN OF CMOS ANALOG INTEGRATED CIRCUITS

DESIGN OF CMOS ANALOG INTEGRATED CIRCUITS DESIGN OF CMOS ANALOG INTEGRATED CIRCUITS Franco Maloberti Integrated Microsistems Laboratory University of Pavia Continuous Time and Switched Capacitor Filters F. Maloberti: Design of CMOS Analog Integrated

More information

VLSI Design I; A. Milenkovic 1

VLSI Design I; A. Milenkovic 1 Why Power Matters PE/EE 47, PE 57 VLSI Design I L5: Power and Designing for Low Power Department of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka

More information

Low-Power, High-Speed CMOS Analog Switches

Low-Power, High-Speed CMOS Analog Switches Low-Power, High-Speed MOS Analog es G41/43/4 ESRIPTION The G41/43/4 monolithic analog switches were designed to provide precision, high performance switching of analog signals. ombining low power (.3 µw,

More information

Nonideal Effects in SC circuits

Nonideal Effects in SC circuits Nonideal Effects in SC circuits Switches: Nonzero on -resistance Clock feedthrough / charge injection Junction leakage, capacitance Noise Capacitors: Capacitance errors Voltage and temperature dependence

More information

LM148 Low Power Quad 741 Operational Amplifier

LM148 Low Power Quad 741 Operational Amplifier Low Power Quad 4 Operational mplifier www.fairchildsemi.com Features 4 op amp operating characteristics Low supply current drain. m/amplifier lass output stage no crossover distortion Pin compatible with

More information

ECE 546 Lecture 11 MOS Amplifiers

ECE 546 Lecture 11 MOS Amplifiers ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase

More information

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam

More information

Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement

Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Markus Bingesser austriamicrosystems AG Rietstrasse 4, 864 Rapperswil, Switzerland

More information

Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg

Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg Errata 2 nd Ed. (5/22/2) Page Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg Page Errata 82 Line 4 after figure 3.2-3, CISW CJSW 88 Line between Eqs. (3.3-2)

More information

VLSI Design and Simulation

VLSI Design and Simulation VLSI Design and Simulation Performance Characterization Topics Performance Characterization Resistance Estimation Capacitance Estimation Inductance Estimation Performance Characterization Inverter Voltage

More information

Cast of Characters. Some Symbols, Functions, and Variables Used in the Book

Cast of Characters. Some Symbols, Functions, and Variables Used in the Book Page 1 of 6 Cast of Characters Some s, Functions, and Variables Used in the Book Digital Signal Processing and the Microcontroller by Dale Grover and John R. Deller ISBN 0-13-081348-6 Prentice Hall, 1998

More information

EE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design

EE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design EE 435 Lecture 6 Compensation Systematic Two-Stage Op Amp Design Review from last lecture Review of Basic Concepts Pole Locations and Stability Theorem: A system is stable iff all closed-loop poles lie

More information

Low-Sensitivity, Highpass Filter Design with Parasitic Compensation

Low-Sensitivity, Highpass Filter Design with Parasitic Compensation Low-Sensitivity, Highpass Filter Design with Parasitic Compensation Introduction This Application Note covers the design of a Sallen-Key highpass biquad. This design gives low component and op amp sensitivities.

More information

CAPACITANCE. Capacitor. Because of the effect of capacitance, an electrical circuit can store energy, even after being de-energized.

CAPACITANCE. Capacitor. Because of the effect of capacitance, an electrical circuit can store energy, even after being de-energized. D ircuits APAITANE APAITANE Because of the effect of capacitance, an electrical circuit can store energy, even after being de-energized. EO 1.5 EO 1.6 EO 1.7 EO 1.8 EO 1.9 DESRIBE the construction of a

More information

Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation

Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation Text sec 1.2 pp. 28-32; sec 3.2 pp. 128-129 Current source Ideal goal Small signal model: Open

More information

Introduction to CMOS RF Integrated Circuits Design

Introduction to CMOS RF Integrated Circuits Design V. Voltage Controlled Oscillators Fall 2012, Prof. JianJun Zhou V-1 Outline Phase Noise and Spurs Ring VCO LC VCO Frequency Tuning (Varactor, SCA) Phase Noise Estimation Quadrature Phase Generator Fall

More information

STS3401. P -C hannel E nhancement Mode MOS FE T. ABS OLUTE MAXIMUM R ATINGS (T A=25 C unless otherwise noted) THE R MAL C HAR AC TE R IS TIC S

STS3401. P -C hannel E nhancement Mode MOS FE T. ABS OLUTE MAXIMUM R ATINGS (T A=25 C unless otherwise noted) THE R MAL C HAR AC TE R IS TIC S T341 P - hannel E nhancement Mode MO FE T P R ODU T UMMR Y V D ID -3V -3 F E T UR E ( m W ) Max R D (ON) 7 @ V = -1V 1 @ V = -4.V uper high dee cell design for low R D (ON ). R ugged and reliable. OT-23

More information

Monolithic N-Channel JFET Dual

Monolithic N-Channel JFET Dual SST Monolithic N-Channel JFET Dual V GS(off) (V) V (BR)GSS Min (V) Min (ms) I G Typ (pa) V GS V GS Max (mv) to 6. Monolithic Design High Slew Rate Low Offset/Drift Voltage Low Gate Leakage: pa Low Noise

More information

Prof. D. Manstretta LEZIONI DI FILTRI ANALOGICI. Danilo Manstretta AA

Prof. D. Manstretta LEZIONI DI FILTRI ANALOGICI. Danilo Manstretta AA AA-3 LEZIONI DI FILTI ANALOGICI Danilo Manstretta AA -3 AA-3 High Order OA-C Filters H() s a s... a s a s a n s b s b s b s b n n n n... The goal of this lecture is to learn how to design high order OA-C

More information

EE 505. Lecture 27. ADC Design Pipeline

EE 505. Lecture 27. ADC Design Pipeline EE 505 Lecture 7 AD Design Pipeline Review Sampling Noise V n5 R S5 dv REF V n4 R S4 V ns V ns β= + If the ON impedance of the switches is small and it is assumed that = =, it can be shown that Vˆ IN-RMS

More information

MOS SWITCHING CIRCUITS

MOS SWITCHING CIRCUITS ontent MOS SWIHING IRUIS nmos Inverter nmos Logic Functions MOS Inverter UNBUFFR MOS LOGI BUFFR MOS LOGI A antoni 010igital Switching 1 MOS Inverters V V V V V R Pull Up Pu Pu Pu Pull own G B Pd Pd Pd

More information

EE C245 ME C218 Introduction to MEMS Design

EE C245 ME C218 Introduction to MEMS Design EE C45 ME C18 Introduction to MEMS Design Fall 008 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 9470 Lecture 6: Output

More information

BME/ISE 3511 Bioelectronics - Test Six Course Notes Fall 2016

BME/ISE 3511 Bioelectronics - Test Six Course Notes Fall 2016 BME/ISE 35 Bioelectronics - Test Six ourse Notes Fall 06 Alternating urrent apacitive & Inductive Reactance and omplex Impedance R & R ircuit Analyses (D Transients, Time onstants, Steady State) Electrical

More information

University of Pennsylvania Department of Electrical Engineering. ESE 570 Midterm Exam March 14, 2013 FORMULAS AND DATA

University of Pennsylvania Department of Electrical Engineering. ESE 570 Midterm Exam March 14, 2013 FORMULAS AND DATA University of Pennsylvania Department of Electrical Engineering ESE 570 Midterm Exam March 4, 03 FORMULAS AND DATA. PHYSICAL CONSTANTS: n i = intrinsic concentration undoped) silicon =.45 x 0 0 cm -3 @

More information

Pipelined multi step A/D converters

Pipelined multi step A/D converters Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase

More information

DG417/418/419. Precision CMOS Analog Switches. Features Benefits Applications. Description. Functional Block Diagram and Pin Configuration

DG417/418/419. Precision CMOS Analog Switches. Features Benefits Applications. Description. Functional Block Diagram and Pin Configuration G417/418/419 Precision MO Analog witches Features Benefits Applications 1-V Analog ignal Range On-Resistance r (on) : 2 Fast witching Action t ON : 1 ns Ultra Low Power Requirements P :3 nw TTL and MO

More information

PART TOP VIEW. Maxim Integrated Products 1

PART TOP VIEW. Maxim Integrated Products 1 9-96; Rev ; 2/ 45, SPDT Analog Switch in SOT23-8 General Description The is a dual-supply, single-pole/doublethrow (SPDT) analog switch. On-resistance is 45 max and flat (7 max) over the specified signal

More information

Chapter 5 Frequency Domain Analysis of Systems

Chapter 5 Frequency Domain Analysis of Systems Chapter 5 Frequency Domain Analysis of Systems CT, LTI Systems Consider the following CT LTI system: xt () ht () yt () Assumption: the impulse response h(t) is absolutely integrable, i.e., ht ( ) dt< (this

More information

Deliyannis, Theodore L. et al "Two Integrator Loop OTA-C Filters" Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,1999

Deliyannis, Theodore L. et al Two Integrator Loop OTA-C Filters Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,1999 Deliyannis, Theodore L. et al "Two Integrator Loop OTA-C Filters" Continuous-Time Active Filter Design Boca Raton: CRC Press LLC,1999 Chapter 9 Two Integrator Loop OTA-C Filters 9.1 Introduction As discussed

More information

Electronics and Communication Exercise 1

Electronics and Communication Exercise 1 Electronics and Communication Exercise 1 1. For matrices of same dimension M, N and scalar c, which one of these properties DOES NOT ALWAYS hold? (A) (M T ) T = M (C) (M + N) T = M T + N T (B) (cm)+ =

More information

University of Toronto. Final Exam

University of Toronto. Final Exam University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last

More information

The general form for the transform function of a second order filter is that of a biquadratic (or biquad to the cool kids).

The general form for the transform function of a second order filter is that of a biquadratic (or biquad to the cool kids). nd-order filters The general form for the transform function of a second order filter is that of a biquadratic (or biquad to the cool kids). T (s) A p s a s a 0 s b s b 0 As before, the poles of the transfer

More information

Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET)

Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) Metal-Oxide-Semiconductor ield Effect Transistor (MOSET) Source Gate Drain p p n- substrate - SUB MOSET is a symmetrical device in the most general case (for example, in an integrating circuit) In a separate

More information

Lecture 120 Filters and Charge Pumps (6/9/03) Page 120-1

Lecture 120 Filters and Charge Pumps (6/9/03) Page 120-1 Lecture 120 Filters and Charge Pumps (6/9/03) Page 1201 LECTURE 120 FILTERS AND CHARGE PUMPS (READING: [4,6,9,10]) Objective The objective of this presentation is examine the circuits aspects of loop filters

More information

Module 4. Single-phase AC circuits. Version 2 EE IIT, Kharagpur

Module 4. Single-phase AC circuits. Version 2 EE IIT, Kharagpur Module 4 Single-phase circuits ersion EE T, Kharagpur esson 6 Solution of urrent in Parallel and Seriesparallel ircuits ersion EE T, Kharagpur n the last lesson, the following points were described:. How

More information

CAPACITORS / CAPACITANCE ECET11

CAPACITORS / CAPACITANCE ECET11 APAITORS / APAITANE - apacitance - apacitor types - apacitors in series & parallel - R ircuit harging phase - R ircuit Discharging phase - R ircuit Steady State model - Source onversions - Superposition

More information

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Restore Output. Pass Transistor Logic. How compare.

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Restore Output. Pass Transistor Logic. How compare. ESE 570: igital Integrated ircuits and VLSI undamentals Lec 16: March 19, 2019 Euler Paths and Energy asics & Optimization Lecture Outline! Pass Transistor Logic! Logic omparison! Transmission Gates! Euler

More information

Quad SPST CMOS Analog Switches

Quad SPST CMOS Analog Switches Quad PT MO Analog witches Low On-Resistance: Low Leakage: 8 pa Low Power onsumption:.2 mw Fast witching Action t ON : 1 ns Low harge Injection Q: 1 p G21A/G22 Upgrades TTL/MO-ompatible Logic ingle upply

More information

Sophomore Physics Laboratory (PH005/105)

Sophomore Physics Laboratory (PH005/105) CALIFORNIA INSTITUTE OF TECHNOLOGY PHYSICS MATHEMATICS AND ASTRONOMY DIVISION Sophomore Physics Laboratory (PH5/15) Analog Electronics Active Filters Copyright c Virgínio de Oliveira Sannibale, 23 (Revision

More information

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline Introduction to MOS VLSI Design hapter : MOS Transistor Theory copyright@david Harris, 004 Updated by Li hen, 010 Outline Introduction MOS apacitor nmos IV haracteristics pmos IV haracteristics Gate and

More information

Monolithic N-Channel JFET Dual

Monolithic N-Channel JFET Dual N98 Monolithic N-Channel JFET Dual V GS(off) (V) V (BR)GSS Min (V) g fs Min (ms) I G Max (pa) V GS V GS Max (mv). to. Monolithic Design High Slew Rate Low Offset/Drift Voltage Low Gate Leakage: pa Low

More information

I. Introduction II. Biochemistry III. Microfluidic Packaging IV. Capacitive Sensors V. Cells Manipulation and Detection.

I. Introduction II. Biochemistry III. Microfluidic Packaging IV. Capacitive Sensors V. Cells Manipulation and Detection. March 2011 Laboratory-on-hip : Outline I. Introduction II. Biochemistry III. Microfluidic Packaging IV. apacitive Sensors V. ells Manipulation and Detection. GBM8320 - Dispositifs Médicaux Intelligents

More information

Advanced Current Mirrors and Opamps

Advanced Current Mirrors and Opamps Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------

More information

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

More information

Advantages of Using CMOS

Advantages of Using CMOS Advantages of Using CMOS Compact (shared diffusion regions) Very low static power dissipation High noise margin (nearly ideal inverter voltage transfer characteristic) Very well modeled and characterized

More information

EE221 Circuits II. Chapter 14 Frequency Response

EE221 Circuits II. Chapter 14 Frequency Response EE22 Circuits II Chapter 4 Frequency Response Frequency Response Chapter 4 4. Introduction 4.2 Transfer Function 4.3 Bode Plots 4.4 Series Resonance 4.5 Parallel Resonance 4.6 Passive Filters 4.7 Active

More information