Transistor Noise Lecture 10 High Speed Devices

Size: px
Start display at page:

Download "Transistor Noise Lecture 10 High Speed Devices"

Transcription

1 Transistor Noise 1

2 Transistor Noise A very brief introduction to circuit and transistor noise. I an not an expert regarding noise Maas: Noise in Linear and Nonlinear Circuits Lee: The Design of CMOS RFIC Gray-Mayer, chapter 9.

3 Transistor Noise Signal Source v sig v s,noise Transistor Amplifier A v, MSG, h 1 Source Amplifier All signal sources generates: Signal of interest Noise The circuit / transistor +Amplifies signal of interest -Amplifies source noise -Adds own noise to output 3

4 Noise - introduction v Noise is a randomly varying voltage/current Causes small fluctuations around a mean value v(t) t V 0 Noise is random: The instantaneous value v(t) can not be predicted The mean square value can usually be calculated for physical mechanism corresponding to dissipated noise power. This is the metric of interest! v = v t V 0 = 1 T න 0 T v t V 0 dt ഥi = i t I 0 = 1 T න 0 T i t I 0 dt 4

5 Correlation Several noise sources : we calculate the total root mean square value from each noise generator and add. v 1 (t) + v (t) = v 1 t + v t + v 1 t v t If v 1 and v are independent (uncorrelated) : v 1 t v t = 0 Typically uncorrelated Correlated at goals Uncorrelated Most physical noise sources can be considered independent v 1 (t) + v (t) = v 1 t + v t 5

6 Noise Spectral Density Each process that causes noise is associated with a noise spectral density S I (f) S V (f) (A /Hz) (V /Hz) i ω, T = T/ න T/ i t e jωt dt S I ω = lim T i ω, T T ഥi = S I f Δf In a small bandwidth Df around f: i = S I f Δf RMS value of i Equivalent to a sinusoidal current generator with amplitude i! Noise problems can be treated using ordinary, linear circuit analysis! Several noise sources : we calculate the total root mean square value from each noise generator and add. Square to the mean square value. Easy if the sources are uncorrelated. 6

7 Noise sources frequency domain v n (ω) In a small Δf around f we an treat each noise source as a sinusoidal generator P = 1 vi v n = v n v n Instantaneous noise power (unknown) v n = v n v n Time averaged noise power v 1 v = C 1, C 1, =0 if sources are uncorrelated v n R = ഥ i n R Time averaged noise power delivered to resistance Note that the instantaneous noise power is unknown! 7

8 Thermal Noise All resistive materials show Thermal Noise Random fluctuations in the kinetic energy of the carriers Essentially independent of current through the resistor Constant spectral density : white noise v = 4kTRΔf ഥi = 4kT R Δf R v ഥi R Increases linear with temperature Thevenin Norton Total noise power: P = v R = 4kTΔf Antennas also show thermal noise black body radiation 8

9 Shot Noise (Hagelbrus) Discrete nature of electron charge When a DC current flow (uncorrelated electrons) Non-degenerate electron gas (pn-junction, i C for HBTs) Low transmission (MOS oxide leakage i g ) Generation/recombination (i B for a HBT) Off-state current for a MOSFET (non-degenerate) Constant spectral density : white noise Resistances do not show shot noise ഥi = qi D Δf 9

10 1/f Noise (flicker noise) Semiconductor defects can cause trapping or electrons: Mobility fluctuations Variation in resistivity r(t) Carrier concentration fluctuations A DC current must be present for this r(t) variation to be transformed into noise FETs : drain current noise HBTs: base current noise Can also be present in ordinary resistors Shows a 1/f spectral density (Pink Noise) ഥi = K 1 I a f Δf a 0.5 K 1 is a measure of the quality of the device 10

11 Noise in a diffusive FET Source Drain Drift/Diffusion along the transistor channel Resistive elements thermal noise! ഥi ഥ i Integrating over the channel one obtains: For short-channel (velocity saturated): ഥi n = 4kTγg 0 4kT 3 g mδf 3 < γ < 5 Noise current causes channel potential fluctuations couples capacitive to the gate Modeled by assuming thermal noise from NQS channel resistance v n = 4kTR gs Δf (Approximative) 11

12 Noise in a (quasi-)ballistic FET E fs T E fd There are random fluctuations in the occupation f. δf 0 = f 0 (1 f 0 ) T<1 random scattering of electrons through the channel Leads to shot-noise Thermal noise in the contacts. For energies much below E fs : δf 0 0 due to the Pauli principle 1

13 Noise in a (quasi, 1D) ballistic conductor I DS = q h n න de T n E [f s f d ] ഥi n = S = e πħ n න de T n E [f s 1 f s + f d 1 f d ] + T n E 1 T n E f s f d n:1d subbands ഥi n = e πħ න E(0) def s (1 f s ) Single 1D subband Fully ballistic I 1D = q h [F 0 η fs ] δf S Occupation fluctuations. 1D fully ballistic current 13

14 Noise in a (quasi D) ballistic conductor 8x45 nm quantum well FET Fully Ballistic qi D S I 4kTg m

15 Noise in a (quasi D) quasi-ballistic conductor 8x45 nm quantum well FET T=0.7 qi D S I 4kTg m 1. 15

16 Noise in a (quasi, 1D) ballistic conductor 8x45 nm quantum well FET T=0.1 Very low Transmission Noise is set by shot noise limit qi D Typically more noisy S I 4kTg m.0 16

17 NQS Noise Model extrinsic resistances v g = 4kTR B Δf R G v d = 4kTR B Δf R D R GD R GS R S v S = 4kTR B Δf All physical resistances have thermal noise R G, R D and R G The output conductance is NOT a physical resistance no noise 17

18 Channel Noise v g = 4kTR B Δf R G v d = 4kTR B Δf R D R GD R GS R S v S = 4kTR B Δf ഥi d = 4kTγg m Δf + KI D a f Δf Diffusive transistor: channel has thermal noise roughly equal to 4kTγg m Δf With γ 3 4. Quasi-ballistic transistor has thermal noise from reservoirs and (suppressed shot noise). Similar γ 3 1. Also some amount of 1/f-noise. 18

19 Induced gate noise v g = 4kTR B Δf R G v d = 4kTR B Δf R D v id R GD = 4kTR GD Δf R GS v is = 4kTR GS Δf R S v S = 4kTR B Δf ഥi d = 4kTγg m Δf + KI D a f Δf Channel potential fluctuations (scattering) can couple to the gate terminal. Typically modeled by allowing for R GS and R GD to produce thermal noise. Not well understood for quasi-ballistic transistors. v is, v id and ഥ i d are typically (slightly) correlated. 19

20 Induced gate noise v g = 4kTR B Δf R G v d = 4kTR B Δf R D i g = qi G Δf R GD v i = 4kTR GD Δf R GS v i = 4kTR GS Δf R S v S = 4kTR B Δf ഥi d = 4kTγg m Δf + KI D a f Δf Gate leakage can cause shot-noise Full noise model is really quite complicated -> numerical modeling required for detailed work. Measured noise data is essential for accurate circuit design. The i d source is approximate. Use g as a fitting parameter. For low transmission better use i d = qi DS Δf 0

21 Noise representation It is possible to represent the noise sources of the transistor with two sources at the input Noisy circuit v n : generates noise produced (at the output) when input is short circuited i n : generates noise produced (at the output) when input is open v n ഥi n Noiseless circuit These are typically partly correlated since they are originating from the same sources! 1

22 Noise representation v n General noise model v n -i n model ഥi n Noiseless circuit v total model Voltage source with source impedance v total in series with v signal and v ng v signal Z s = R s + jx s v n,g v total Noiseless circuit v total = v n + Z s i n z 1 + z z 1 + z = z 1 + z + Re(z 1 z ) v total = v n + Z ഥ s in + Re(v n i n Z s )

23 Signal to noise ratio / Noise Figure All sources sees the same R s and transistor input impedance we can work with maximum available source power: P signal = v signal 4R s SNR 1 = P signal P g,noise P g,noise = v n,g = 4kTR s 4R s 4R s = kt SNR = P signal P g,noise + P amp,noise P amp,noise = v total 4R s Noise figure (or noise factor): How much is the SNR degraded by the transistor! F = SNR 1 SNR = (P amp,noise+p g,noise ) P gnoise NF = 10log(F) = 1 + P amp,noise kt F in db is typically called the noise figure =1+Amplifier noise available at input/kt Note that P g,noise and P amp,noise have the same Δf on all sources they cancel! 3

24 Minimum Noise Figure / Optimal Source Impedance F = 1 + v n + Z s ഥ in + Re v n i n Z s 4kTR s Note that F varies with Z s = R S + jx s By minimizing F with respect to R s and X s, we obtain: F min = kT v n ഥ i n Im v n i n + Re vn i n Z opt = R opt + jx opt = v n ഥi n Im v ni n ഥi n j Im v ni n ഥi n 4

25 Simple FET Noise Model R G Simplest NQS transistor model C gd =0, C M =0, No R s /R d. R i C GS g m v in i n1 = 4kTγg m Δf We evaluate the v n i n -model to: The two sources become correlated: v n = 4kTR + i n1 1 + jωrc = 4kT R + γ 1 + ωrc g m g m ഥi n = i n1 g m v n i n = 4kTγg m jωc = 4kTγ g m ωc 1 + jωcr g m jωc g m Unless we are calculating noise figure multiply all terms with Δf 5

26 Simple Transistor Noise Model F min = 1 + Rγg m ω ω T + g m γ R ω4 ω T 4 + γg m R ω ω T ω T = g m C gs F min 1 + Rγg m ω ω T 1 + γ ω ω T Low F min : Small R g and R i. Large f T. Small g. ω ω T R = R i + R G X opt = 1 ωc Inductor R opt = R + R γg m ω T ω R Optimal source impedance for minimum noise is not the same as for maximum gain! 6

27 Simple Transistor Noise Model F min = 1 + Rγg m ω ω T + g m γ R ω4 ω T 4 + γg m R ω ω T ω T = g m C gs F min 1 + Rγg m ω ω T 1 + γ ω ω T ω ω T R = R i + R G Low F min : Small R. Large g m. Small C gs. Small g. R n = v n 4kT F = F min + 4R n Z 0 = R + γ g m 1 + ωrc Noise resistance Γ s Γ sopt 1 Γ s 1 + Γ sopt R n is a measure on how rapidly F min varies for non-optimal source impedance! Should be small Large g m! 7

Transistor Noise Lecture 14, High Speed Devices

Transistor Noise Lecture 14, High Speed Devices Transistor Noise 016-03-03 Lecture 14, High Speed Devices 016 1 Transistor Noise A very brief introduction 016-03-0 Lecture 13, High Speed Devices 016 Summary hybrid p Noise is a randomly varying voltage/current

More information

Lecture 14: Electrical Noise

Lecture 14: Electrical Noise EECS 142 Lecture 14: Electrical Noise Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2008 by Ali M. Niknejad A.M.Niknejad University of California, Berkeley EECS 142 Lecture 14 p.1/20

More information

ELEN 610 Data Converters

ELEN 610 Data Converters Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power

More information

6.776 High Speed Communication Circuits Lecture 10 Noise Modeling in Amplifiers

6.776 High Speed Communication Circuits Lecture 10 Noise Modeling in Amplifiers 6.776 High Speed Communication Circuits Lecture 10 Noise Modeling in Amplifiers Michael Perrott Massachusetts Institute of Technology March 8, 2005 Copyright 2005 by Michael H. Perrott Notation for Mean,

More information

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2

More information

in Electronic Devices and Circuits

in Electronic Devices and Circuits in Electronic Devices and Circuits Noise is any unwanted excitation of a circuit, any input that is not an information-bearing signal. Noise comes from External sources: Unintended coupling with other

More information

Erik Lind

Erik Lind High-Speed Devices, 2011 Erik Lind (Erik.Lind@ftf.lth.se) Course consists of: 30 h Lectures (H322, and Fys B check schedule) 8h Excercises 2x2h+4h Lab Excercises (2 Computer simulations, 4 RF measurment

More information

Workshop WMB. Noise Modeling

Workshop WMB. Noise Modeling Workshop WMB Noise Modeling Manfred Berroth, Markus Grözing, Stefan Heck, Alexander Bräckle University of Stuttgart, Germany WMB (IMS) Parameter Extraction Strategies For Compact Transistor Models IMS

More information

pickup from external sources unwanted feedback RF interference from system or elsewhere, power supply fluctuations ground currents

pickup from external sources unwanted feedback RF interference from system or elsewhere, power supply fluctuations ground currents Noise What is NOISE? A definition: Any unwanted signal obscuring signal to be observed two main origins EXTRINSIC NOISE examples... pickup from external sources unwanted feedback RF interference from system

More information

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing

More information

Two-Port Noise Analysis

Two-Port Noise Analysis Berkeley Two-Port Noise Analysis Prof. Ali M. Niknejad U.C. Berkeley Copyright c 2015 by Ali M. Niknejad 1/26 Equivalent Noise Generators v 2 n Noisy Two-Port i 2 n Noiseless Two-Port Any noisy two port

More information

Last Name _Di Tredici_ Given Name _Venere_ ID Number

Last Name _Di Tredici_ Given Name _Venere_ ID Number Last Name _Di Tredici_ Given Name _Venere_ ID Number 0180713 Question n. 1 Discuss noise in MEMS accelerometers, indicating the different physical sources and which design parameters you can act on (with

More information

Lecture 8: Ballistic FET I-V

Lecture 8: Ballistic FET I-V Lecture 8: Ballistic FET I-V 1 Lecture 1: Ballistic FETs Jena: 61-70 Diffusive Field Effect Transistor Source Gate L g >> l Drain Source V GS Gate Drain I D Mean free path much shorter than channel length

More information

Chapter 6: Field-Effect Transistors

Chapter 6: Field-Effect Transistors Chapter 6: Field-Effect Transistors slamic University of Gaza Dr. Talal Skaik FETs vs. BJTs Similarities: Amplifiers Switching devices mpedance matching circuits Differences: FETs are voltage controlled

More information

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS

CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS 98 CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS In this chapter, the effect of gate electrode work function variation on DC

More information

ECE 342 Electronic Circuits. 3. MOS Transistors

ECE 342 Electronic Circuits. 3. MOS Transistors ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to

More information

MOS Transistor I-V Characteristics and Parasitics

MOS Transistor I-V Characteristics and Parasitics ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes

More information

Sinusoidal Steady State Analysis (AC Analysis) Part II

Sinusoidal Steady State Analysis (AC Analysis) Part II Sinusoidal Steady State Analysis (AC Analysis) Part II Amin Electronics and Electrical Communications Engineering Department (EECE) Cairo University elc.n102.eng@gmail.com http://scholar.cu.edu.eg/refky/

More information

MOS Transistor Properties Review

MOS Transistor Properties Review MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO

More information

Lecture 11: J-FET and MOSFET

Lecture 11: J-FET and MOSFET ENE 311 Lecture 11: J-FET and MOSFET FETs vs. BJTs Similarities: Amplifiers Switching devices Impedance matching circuits Differences: FETs are voltage controlled devices. BJTs are current controlled devices.

More information

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET: Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)

More information

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH) EE05 Fall 205 Microelectronic Devices and Circuits Frequency Response Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Amplifier Frequency Response: Lower and Upper Cutoff Frequency Midband

More information

Application II: The Ballistic Field-E ect Transistor

Application II: The Ballistic Field-E ect Transistor Chapter 1 Application II: The Ballistic Field-E ect Transistor 1.1 Introduction In this chapter, we apply the formalism we have developed for charge currents to understand the output characteristics of

More information

Lecture 37: Frequency response. Context

Lecture 37: Frequency response. Context EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in

More information

Investigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions

Investigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions Investigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions Ralf Brederlow 1, Georg Wenig 2, and Roland Thewes 1 1 Infineon Technologies, Corporate Research, 2 Technical

More information

MOS Transistor Theory

MOS Transistor Theory MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors

More information

Refinements to Incremental Transistor Model

Refinements to Incremental Transistor Model Refinements to Incremental Transistor Model This section presents modifications to the incremental models that account for non-ideal transistor behavior Incremental output port resistance Incremental changes

More information

5. EXPERIMENT 5. JFET NOISE MEASURE- MENTS

5. EXPERIMENT 5. JFET NOISE MEASURE- MENTS 5. EXPERIMENT 5. JFET NOISE MEASURE- MENTS 5.1 Object The objects of this experiment are to measure the spectral density of the noise current output of a JFET, to compare the measured spectral density

More information

Metal-oxide-semiconductor field effect transistors (2 lectures)

Metal-oxide-semiconductor field effect transistors (2 lectures) Metal-ide-semiconductor field effect transistors ( lectures) MOS physics (brief in book) Current-voltage characteristics - pinch-off / channel length modulation - weak inversion - velocity saturation -

More information

Analysis and Design of Analog Integrated Circuits Lecture 14. Noise Spectral Analysis for Circuit Elements

Analysis and Design of Analog Integrated Circuits Lecture 14. Noise Spectral Analysis for Circuit Elements Analysis and Design of Analog Integrated Circuits Lecture 14 Noise Spectral Analysis for Circuit Elements Michael H. Perrott March 18, 01 Copyright 01 by Michael H. Perrott All rights reserved. Recall

More information

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline Introduction to MOS VLSI Design hapter : MOS Transistor Theory copyright@david Harris, 004 Updated by Li hen, 010 Outline Introduction MOS apacitor nmos IV haracteristics pmos IV haracteristics Gate and

More information

EE C245 ME C218 Introduction to MEMS Design

EE C245 ME C218 Introduction to MEMS Design EE C45 ME C18 Introduction to MEMS Design Fall 008 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 9470 Lecture 6: Output

More information

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z

More information

AN ABSTRACT OF THE THESIS OF. Munseork Choi for the degree of Doctor of Philosophy in Electrical and Computer

AN ABSTRACT OF THE THESIS OF. Munseork Choi for the degree of Doctor of Philosophy in Electrical and Computer AN ABSTRACT OF THE THESIS OF Munseork Choi for the degree of Doctor of Philosophy in Electrical and Computer Engineering presented on May 9, 008. Title: 1/f NOISE OF GaAs RESISTORS ON SEMI-INSULATING SUBSTRATES,

More information

Lecture 3: CMOS Transistor Theory

Lecture 3: CMOS Transistor Theory Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors

More information

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2

More information

Homework Assignment 08

Homework Assignment 08 Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

More information

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the

More information

Circle the one best answer for each question. Five points per question.

Circle the one best answer for each question. Five points per question. ID # NAME EE-255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions

More information

ECE 546 Lecture 10 MOS Transistors

ECE 546 Lecture 10 MOS Transistors ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type

More information

Vidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution

Vidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution . (a) S.E. Sem. [EXTC] Analog Electronics - Prelim Question Paper Solution Comparison between BJT and JFET BJT JFET ) BJT is a bipolar device, both majority JFET is an unipolar device, electron and minority

More information

Electrical Noise under the Fluctuation-Dissipation framework

Electrical Noise under the Fluctuation-Dissipation framework Electrical Noise under the Fluctuation-Dissipation framework José Ignacio Izpura Department of Aerospace Systems, Air Transport and Airports Universidad Politécnica de Madrid. 28040-Madrid. Spain. e-mail:

More information

Figure 1: MOSFET symbols.

Figure 1: MOSFET symbols. c Copyright 2008. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The MOSFET Device Symbols Whereas the JFET has a diode junction between

More information

MOS Transistor Theory

MOS Transistor Theory CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS

More information

Chapter 4 Field-Effect Transistors

Chapter 4 Field-Effect Transistors Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation

More information

The Devices: MOS Transistors

The Devices: MOS Transistors The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor

More information

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B) 1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed

More information

Physical Noise Sources

Physical Noise Sources AppendixA Physical Noise Sources Contents A.1 Physical Noise Sources................ A-2 A.1.1 Thermal Noise................ A-3 A.1.2 Nyquist s Formula.............. A-5 A.1.3 Shot Noise..................

More information

RFIC2017 MO2B-2. A Simplified CMOS FET Model using Surface Potential Equations For Inter-modulation Simulations of Passive-Mixer-Like Circuits

RFIC2017 MO2B-2. A Simplified CMOS FET Model using Surface Potential Equations For Inter-modulation Simulations of Passive-Mixer-Like Circuits A Simplified CMOS FET Model using Surface Potential Equations For Inter-modulation Simulations of Passive-Mixer-Like Circuits M. Baraani Dastjerdi and H. Krishnaswamy CoSMIC Lab, Columbia University, New

More information

ECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2

ECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2 Question 1 Question 20 carry one mark each. 1. The order of the differential equation + + = is (A) 1 (B) 2 (C) 3 (D) 4 2. The Fourier series of a real periodic function has only P. Cosine terms if it is

More information

ECE 497 JS Lecture - 12 Device Technologies

ECE 497 JS Lecture - 12 Device Technologies ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density

More information

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may

More information

Appendix 1: List of symbols

Appendix 1: List of symbols Appendix 1: List of symbols Symbol Description MKS Units a Acceleration m/s 2 a 0 Bohr radius m A Area m 2 A* Richardson constant m/s A C Collector area m 2 A E Emitter area m 2 b Bimolecular recombination

More information

Homework Assignment 09

Homework Assignment 09 Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =

More information

Lecture 9 Time Domain vs. Frequency Domain

Lecture 9 Time Domain vs. Frequency Domain . Topics covered Lecture 9 Time Domain vs. Frequency Domain (a) AC power in the time domain (b) AC power in the frequency domain (c) Reactive power (d) Maximum power transfer in AC circuits (e) Frequency

More information

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller

Frequency Response Prof. Ali M. Niknejad Prof. Rikky Muller EECS 105 Spring 2017, Module 4 Frequency Response Prof. Ali M. Niknejad Department of EECS Announcements l HW9 due on Friday 2 Review: CD with Current Mirror 3 Review: CD with Current Mirror 4 Review:

More information

Lecture 4: CMOS Transistor Theory

Lecture 4: CMOS Transistor Theory Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q

More information

Thermal noise in field-effect devices

Thermal noise in field-effect devices Thermal noise in field-effect devices J. W. Haslett, M.Sc, and F. N. Trofimenkoff, Ph.D. Abstract Thermal-noise calculations for both junction-gate and m.o.s. field-effect transistors are performed using

More information

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown

More information

ECE 546 Lecture 11 MOS Amplifiers

ECE 546 Lecture 11 MOS Amplifiers ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase

More information

Consider a parallel LCR circuit maintained at a temperature T >> ( k b

Consider a parallel LCR circuit maintained at a temperature T >> ( k b UW Physics PhD. Qualifying Exam Spring 8, problem Consider a parallel LCR circuit maintained at a temperature T >> ( k b LC ). Use Maxwell-Boltzmann statistics to calculate the mean-square flux threading

More information

Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 13 Small-Signal Modeling and Linear Amplification Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors

More information

Lecture 1 Nanoscale MOSFETs. Course Structure Basic Concepts (1-38)

Lecture 1 Nanoscale MOSFETs. Course Structure Basic Concepts (1-38) Lecture 1 Nanoscale MOSFETs Course Structure Basic Concepts (1-38) 1 Course Layout 7.5 ECTS 7 Lectures 7 Excercises Written exam (t.b.d) Textbook: Nanoscale Transistors: Device Physics, Modeling and Simulation

More information

Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET)

Metal-Oxide-Semiconductor Field Effect Transistor (MOSFET) Metal-Oxide-Semiconductor ield Effect Transistor (MOSET) Source Gate Drain p p n- substrate - SUB MOSET is a symmetrical device in the most general case (for example, in an integrating circuit) In a separate

More information

K.K. Gan L3: R-L-C AC Circuits. amplitude. Volts. period. -Vo

K.K. Gan L3: R-L-C AC Circuits. amplitude. Volts. period. -Vo Lecture 3: R-L-C AC Circuits AC (Alternative Current): Most of the time, we are interested in the voltage at a point in the circuit will concentrate on voltages here rather than currents. We encounter

More information

Lecture 4, Noise. Noise and distortion

Lecture 4, Noise. Noise and distortion Lecture 4, Noise Noise and distortion What did we do last time? Operational amplifiers Circuit-level aspects Simulation aspects Some terminology Some practical concerns Limited current Limited bandwidth

More information

EE105 Fall 2014 Microelectronic Devices and Circuits

EE105 Fall 2014 Microelectronic Devices and Circuits EE05 Fall 204 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Terminal Gain and I/O Resistances of BJT Amplifiers Emitter (CE) Collector (CC) Base (CB)

More information

Lecture 6: 2D FET Electrostatics

Lecture 6: 2D FET Electrostatics Lecture 6: 2D FET Electrostatics 2016-02-01 Lecture 6, High Speed Devices 2014 1 Lecture 6: III-V FET DC I - MESFETs Reading Guide: Liu: 323-337 (he mainly focuses on the single heterostructure FET) Jena:

More information

6.012 Electronic Devices and Circuits Spring 2005

6.012 Electronic Devices and Circuits Spring 2005 6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):

More information

Design of Analog Integrated Circuits

Design of Analog Integrated Circuits Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4

More information

Current mechanisms Exam January 27, 2012

Current mechanisms Exam January 27, 2012 Current mechanisms Exam January 27, 2012 There are four mechanisms that typically cause currents to flow: thermionic emission, diffusion, drift, and tunneling. Explain briefly which kind of current mechanisms

More information

Sinusoidal Steady-State Analysis

Sinusoidal Steady-State Analysis Chapter 4 Sinusoidal Steady-State Analysis In this unit, we consider circuits in which the sources are sinusoidal in nature. The review section of this unit covers most of section 9.1 9.9 of the text.

More information

SOME USEFUL NETWORK THEOREMS

SOME USEFUL NETWORK THEOREMS APPENDIX D SOME USEFUL NETWORK THEOREMS Introduction In this appendix we review three network theorems that are useful in simplifying the analysis of electronic circuits: Thévenin s theorem Norton s theorem

More information

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage

More information

ECE 205: Intro Elec & Electr Circuits

ECE 205: Intro Elec & Electr Circuits ECE 205: Intro Elec & Electr Circuits Final Exam Study Guide Version 1.00 Created by Charles Feng http://www.fenguin.net ECE 205: Intro Elec & Electr Circuits Final Exam Study Guide 1 Contents 1 Introductory

More information

EE105 - Fall 2005 Microelectronic Devices and Circuits

EE105 - Fall 2005 Microelectronic Devices and Circuits EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture

More information

Effects of Scaling on Modeling of Analog RF MOS Devices

Effects of Scaling on Modeling of Analog RF MOS Devices Effects of Scaling on Modeling of Analog RF MOS Devices Y. Liu, S. Cao, T.-Y. Oh 1, B. Wu, O. Tornblad 2, R. Dutton Center for Integrated Systems, Stanford University 1 LG Electronics 2 Infineon Technologies

More information

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel

More information

The PSP compact MOSFET model An update

The PSP compact MOSFET model An update The PSP compact MOSFET model An update Gert-Jan Smit, Andries Scholten, D.B.M. Klaassen NXP Semiconductors Ronald van Langevelde Philips Research Europe Gennady Gildenblat, Weimin Wu, Xin Li, Amit Jha,

More information

MOSFET: Introduction

MOSFET: Introduction E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major

More information

1. The MOS Transistor. Electrical Conduction in Solids

1. The MOS Transistor. Electrical Conduction in Solids Electrical Conduction in Solids!The band diagram describes the energy levels for electron in solids.!the lower filled band is named Valence Band.!The upper vacant band is named conduction band.!the distance

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 7: February 4, 2016 MOS SPICE Models, MOS Parasitic Details Lecture Outline! MOS Capacitances " Extrinsic " Intrinsic! Lumped Capacitance

More information

Lecture 5: CMOS Transistor Theory

Lecture 5: CMOS Transistor Theory Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics

More information

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012 /3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F

More information

Electronic Circuits Summary

Electronic Circuits Summary Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

More information

UPC. 5. Properties and modeling of onchip Power Distribution Networks. Decoupling capacitance

UPC. 5. Properties and modeling of onchip Power Distribution Networks. Decoupling capacitance 5. Properties and modeling of onchip Power Distribution Networks Decoupling capacitance Electrical properties of on-chip PDN: capacitance Capacitance associated with PDN: Gates Interconnects Well (in standard

More information

Signal Conditioning Issues:

Signal Conditioning Issues: Michael David Bryant 1 11/1/07 Signal Conditioning Issues: Filtering Ideal frequency domain filter Ideal time domain filter Practical Filter Types Butterworth Bessel Chebyschev Cauer Elliptic Noise & Avoidance

More information

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling? LECTURE 3 MOSFETS II Lecture 3 Goals* * Understand constant field and constant voltage scaling and their effects. Understand small geometry effects for MOS transistors and their implications modeling and

More information

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3 ECE 523/42 - Analog Electronics University of New Mexico Solutions Homework 3 Problem 7.90 Show that when ro is taken into account, the voltage gain of the source follower becomes G v v o v sig R L r o

More information

The Physical Structure (NMOS)

The Physical Structure (NMOS) The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 Transistor Resistance Two

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

CMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors

CMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors CMOS Devices PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors PN Junctions Diffusion causes depletion region D.R. is insulator and establishes barrier

More information

Chapter 33. Alternating Current Circuits

Chapter 33. Alternating Current Circuits Chapter 33 Alternating Current Circuits 1 Capacitor Resistor + Q = C V = I R R I + + Inductance d I Vab = L dt AC power source The AC power source provides an alternative voltage, Notation - Lower case

More information

Guest Lectures for Dr. MacFarlane s EE3350

Guest Lectures for Dr. MacFarlane s EE3350 Guest Lectures for Dr. MacFarlane s EE3350 Michael Plante Sat., -08-008 Write name in corner.. Problem Statement Amplifier Z S Z O V S Z I Z L Transducer, Antenna, etc. Coarse Tuning (optional) Amplifier

More information

The Miller Approximation

The Miller Approximation The Miller Approximation The exact analysis is not particularly helpful for gaining insight into the frequency response... consider the effect of C µ on the input only I t C µ V t g m V t R'out = r o r

More information

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1 Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1 LECTURE 210 PHYSICAL ASPECTS OF ICs (READING: Text-Sec. 2.5, 2.6, 2.8) INTRODUCTION Objective Illustrate the physical aspects of integrated circuits

More information

Introduction and Background

Introduction and Background Analog CMOS Integrated Circuit Design Introduction and Background Dr. Jawdat Abu-Taha Department of Electrical and Computer Engineering Islamic University of Gaza jtaha@iugaza.edu.ps 1 Marking Assignments

More information

Digital Electronics Part II - Circuits

Digital Electronics Part II - Circuits Digital Electronics Part - Circuits Dr.. J. Wassell Gates from Transistors ntroduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits The

More information

Microelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two -

Microelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two - 6.012 Microelectronic Devices and Circuits Lecture 13 Linear Equivalent Circuits Outline Announcements Exam Two Coming next week, Nov. 5, 7:309:30 p.m. Review Subthreshold operation of MOSFETs Review Large

More information

MOSFET Capacitance Model

MOSFET Capacitance Model MOSFET Capacitance Model So far we discussed the MOSFET DC models. In real circuit operation, the device operates under time varying terminal voltages and the device operation can be described by: 1 small

More information