MOSFET Capacitance Model
|
|
|
- Alban Bruce
- 6 years ago
- Views:
Transcription
1 MOSFET Capacitance Model So far we discussed the MOSFET DC models. In real circuit operation, the device operates under time varying terminal voltages and the device operation can be described by: 1 small signal dynamic model when the rate of change of bias with time is small so that the device is represented by resistors capacitors current sources, and so on large-signal dynamic model when the rate of change of bias with time is large and the device is represented by analytical nonlinear model capacitors. HO #18: ELEN 51 - MOS Cap Models Page 1
2 MOSFET Capacitance Model Both types of dynamic operations are influenced by the capacitive effects of the device. Thus, a capacitance model describing the intrinsic and extrinsic components of the device capacitance is an essential part of a compact model for circuit simulation besides DC model. In most circuit simulator, the same capacitance model is used for both: large-signal transient analysis small-signal AC analysis. A capacitance model is always based on quasi-static assumptions, i.e. charge in a device can follow the varying terminal voltage instantaneously without any delay. HO #18: ELEN 51 - MOS Cap Models Page
3 Capacitance Components in MOSFETs Two groups of MOS capacitances: A. intrinsic: capacitances between source and drain metallurgical junctions such as C, C, and C GB B. extrinsic: parasitic capacitances such as overlap C O and C O junction - C BS and C BD. HO #18: ELEN 51 - MOS Cap Models Page 3
4 Intrinsic Capacitance: Meyer Model Meyer model treats MOSFET intrinsic capacitance as three separate lumped capacitors: C, C, and C GB. Capacitances are derived on the following assumptions: MOSFET capacitances are reciprocal, i.e. C GB C BG, C C DG, and C C SG the rate of change of Q G rate of change of Q inv when G, S, and D bias changes, i.e. Q g Q g Q Q inv inv (1 the bulk charge Q B is a constant along the channel and depends only on applied bias GB. HO #18: ELEN 51 - MOS Cap Models Page 4
5 Meyer Intrinsic Capacitance Model From the law of charge conservation, we know: Where Q g + Q i + Q + Q b 0. ( Q g charge on the gate per unit area Q i mobile inversion layer charge per unit area Q ide charge / interface defects per unit area Q b bulk charge/area in the depletion layer under the channel Typically, Q << Q g, therefore, Q g (Q i + Q b (3 Neglecting bulk charge effect we have at strong inversion, Q i C [ gs th (y] (4 Here (y channel potential at any point y along the channel direction with reference to source potential. HO #18: ELEN 51 - MOS Cap Models Page 5
6 Meyer Intrinsic Capacitance Model We have shown (HO #17: I DS dy Wµ s Q i d (5 where µ s surface mobility W device width. Integrating (5 from (y 0, 0 to (y L, DS we get: I DS W µ sc L 0 W L µ sc [ ( y ] Substituting for DS I Wµ C L DS th th 1 DS d [ ( ] [ ] s DS th DS (6 HO #18: ELEN 51 - MOS Cap Models Page 6 (7
7 Meyer Intrinsic Capacitance Model From (7, we get: Wµ sc I DS ( th + ( th ( th ( L Wµ sc [( th ( th ] L Now, from (3 the total gate charge is given by: Q G [ ][ ] L L L W Qi y dy W Qb ( y dy W Where we assumed that Q b is constant along the channel. Substituting for dy from (5 into (9 we get: i B th (8 ( Q ( y dy Q (9 Q G W µ s I DS 0 DS Q i ( y d Q B (10 HO #18: ELEN 51 - MOS Cap Models Page 7
8 Meyer Intrinsic Capacitance Model Substituting for Q i (y from (4 and I DS from (8 in (10, we get: Q G WLC DS ( th ( y ( th ( th ( th DS ( th WLC 3 ( ( WLC 3 3 ( th ( th ( ( th th th 3 th Q B Q d Q B B (11 Where in (11 we have used DS Differentiating (11 we obtain three components of intrinsic capacitance in different operation region of MOSFETs. HO #18: ELEN 51 - MOS Cap Models Page 8
9 Meyer Model - Linear Region Capacitance From (11 we get the intrinsic capacitances in the strong inversion region: C C C GB Q G Q Q G G GB,,, GB GB WLC 3 WLC ( th ( + ( th ( + Note that C GB 0 in the strong inversion is expected since the inversion charge in the channel from S to D shields the gate from the bulk and therefore, prevents any response of Q G due to substrate bias BS. th th (1a (1b (1c HO #18: ELEN 51 - MOS Cap Models Page 9
10 Meyer Model - Saturation Region Capacitance In saturation, DS DSAT and we can obtain Q G by replacing DS in (11 by DSAT. For long channel devices: DSAT th. Also, in saturation we can write: DS DSAT th at DS > DSAT. Then substituting for in (11, we get: Q G WLC 3 WLC 3 3 ( th th ( th ( ( th th ( th QB th 3 Q B (13 HO #18: ELEN 51 - MOS Cap Models Page 10
11 Meyer Model - Saturation Region Capacitance From (13 we get the saturation region intrinsic capacitances at DS DSAT : C Q G, GB WLC 3 (14a C Q G, GB 0 (14b C GB Q G GB, 0. (14c Note that the saturation region capacitances are independent of DS. Since in saturation, the channel is pinched-off at the drain end it is electrically isolated from the drain. Thus, the charge on the gate is not influenced by a change in DS and the capacitances do not change. HO #18: ELEN 51 - MOS Cap Models Page 11
12 Meyer Model - Subthreshold Region Capacitance In the weak inversion region ( < th, Q i << Q b so that (9 becomes: Q Q W Q ( y dy WLQ (15 G B L 0 b The depletion charge density in the bulk for long channel devices is given by: Q γ b C φ s Where ε SiqN sub γ body effect coefficient given by: γ C φ s surface potential in weak inversion region given by: φ s γ γ GB FB b (16 (17 HO #18: ELEN 51 - MOS Cap Models Page 1
13 Meyer Model - Subthreshold Region Capacitance Substituting for Q b and φ s from (16 and (17 in Q G (15 we get: 1 QG QB WLCγ ( GB FB (18 γ From (18 we get the capacitance in the weak inversion region: QG C 0 (19a C C GB Q Q G G GB,,, GB GB 0 (19b 4 1+ γ WLC ( GB FB. (19c HO #18: ELEN 51 - MOS Cap Models Page 13
14 Meyer Intrinsic Capacitance Model Finally, the accumulation region capacitances are given by: C GB C, and C 0 C. The following Fig. illustrates the capacitances in the Meyer model. G C C S C GB D C JS C JD Here C JS Source-substrate junction capacitance C JD Drain-substrate junction capacitance. B HO #18: ELEN 51 - MOS Cap Models Page 14
15 Summary of Meyer-Capacitance Model Mode of operation C C CGB Accumulation 0 0 C Sub-threshold γ 4 WLC ( GB FB ( ( Linear WLC WLC 0 ( th 1 ( th th + th Saturation (/3WLC 0 0 Total gate capacitance C t WLC HO #18: ELEN 51 - MOS Cap Models Page 15
16 Meyer Intrinsic Capacitance Model The normalized C, C, and C GB vs. plots for DS 1 and 3 are shown below: The capacitances are normalized with respect to the total gate capacitor C t WLC. The maximum device capacitance C t occurs in accumulation. In strong inversion, the maximum capacitance occurs at saturation and is (/3C t. HO #18: ELEN 51 - MOS Cap Models Page 16
17 Meyer Intrinsic Capacitance Model: Equivalent Circuit The Meyer model is represented by a simple equivalent circuit as shown below: HO #18: ELEN 51 - MOS Cap Models Page 17
18 Limitations of Meyer Model Meyer model is sufficiently accurate for many circuit applications and has been widely used over many years in SPICE. However, it has been found to yield non-physical results due to: charge non-conservation problem because of improper model implementation in circuit simulators like SPICE reciprocity assumption. More accurate charge-based capacitance model is developed for accurate capacitance modeling. HO #18: ELEN 51 - MOS Cap Models Page 18
19 Gate Overlap Capacitance The overlap capacitances are parasitic elements that originate due to lateral diffusion of the S/D dopants. Typically, MOSFET S/D regions are symmetrical, we can assume S/D overlap distance l ov to be equal. Assuming the parallel plate formulation, the overlap capacitance C O and C O for the source and drain regions, respectively can be apprimated as: ε C O CO Wlov t C Wl ov (0 HO #18: ELEN 51 - MOS Cap Models Page 19
20 If Gate Overlap Capacitance C gso gate-source overlap capacitance/width C gdo gate-source overlap capacitance/width then C gso C gdo C l ov (1 A significant component of C gso and C gdo is C GBO due to the overlap between the gate and bulk. C GBO is: due to the overhung of the MOS gate at one or both ends a function of the drawn polysilicon channel length. HO #18: ELEN 51 - MOS Cap Models Page 0
21 Gate Overlap Capacitance If C gbo gate bulk overlap capacitance/length, then the total gate-bulk overlap capacitance becomes: C GBO C gbo L poly ( where L poly polysilicon gate length. Typically, C GBO << C O and C O and is often neglected. The overlap capacitance models discussed in (0 - ( are found significantly different from that of he measured in advanced devices due to the fringing capacitances associated with: the gate perimeter the finite polysilicon gate thickness. HO #18: ELEN 51 - MOS Cap Models Page 1
22 Gate Overlap Capacitance Model MOS overlap capacitance can be apprimated by parallel combination three components: direct overlap capacitance C 1 between gate-source/drain fringing capacitance C on the outer side between the gate and the source/drain fringing capacitance C 3 on the channel (inner side between the gate and sidewall of the source/drain junction. HO #18: ELEN 51 - MOS Cap Models Page
23 Gate Overlap Capacitance Model Thus, the total overlap capacitance per unit width of the MOS device is given by: ε t poly ε X ( si j C ln 1 ln gso Cgdo C lov 1 + sinα1 α1 t π t C 1 C C3 In (3, C 1 parallel plate component of length (l ov + (3 where correction factor due to slope α 1 of polysilicon thickness and is given by: t 1 cosα1 1 cosα + sinα1 sinα πε where α ε si (4 HO #18: ELEN 51 - MOS Cap Models Page 3
24 Gate Overlap Capacitance Model C gso ε t poly ε X ( si j C ln 1 ln gdo C lov 1 + sinα1 α1 t π t C 1 C C3 (3 Note: C 3 >> C since ε si 3ε C gso /C gdo 0 due to fringing components even l ov 0 C gso /C gdo is bias dependent, particularly for LDD devices C 3 f(, DS C 3 in (3 is the maximum value of inner fringing capacitance C 3 as from sub-threshold to strong inversion and C 3 0 when device operates at strong inversion. HO #18: ELEN 51 - MOS Cap Models Page 4
25 Hot-Carrier Effects For DS > DSAT, lateral e-field increases beyond E c and reaches a maximum value at the drain end. From pseudo-d analysis it can be shown that maximum e-filed is: E (5 c DS DSAT E m + l c Where, l c L depends on: E E m gate ide thickness t junction depth X j S L D l c ε Si t X j (6 ε E c y DS DSAT DS DSAT if >> Ec then : Em (7 lc lc HO #18: ELEN 51 - MOS Cap Models Page 5
26 Hot-Carrier Effects Channel electrons traveling through high electric field, E > E c near the drain end can: n+ Source Gate I g hot e hole I sub n+ Drain become highly energetic, i.e. hot cause impact ionization and generate e and holes holes go into the substrate creating substrate current, I sub. Some channel e have enough energy to overcome the SiO -Si energy barrier generating gate current, I g. The maximum e-field, E m near the drain has the greatest control of hot carrier effects. HO #18: ELEN 51 - MOS Cap Models Page 6
27 Substrate Current I sub DS > DS1 DS1 DS Note that: I sub as DS I sub as for * and I sub (max at * I sub as for *. * Impact ionization may cause long term degradation in MOSFET device performance. I sub is a measure of impact ionization in MOSFETs. I sub must be minimized. This is, generally, achieved by reducing E m near the drain end of the device. HO #18: ELEN 51 - MOS Cap Models Page 7
28 Substrate Induced Body Effect I sub flowing into the substrate causes an IR drop in the substrate resulting in Body bias Substrate induced Body Effect (SCBE. SCBE results in th drop and manifold increase in I sub I DS. HO #18: ELEN 51 - MOS Cap Models Page 8
29 Substrate Current Modeling Impact ionization coefficient, α A i exp( B i /E. Then the substrate current due to impact ionization is: I sub l I αdx o l c c o I D D A e i Bi E( x dx Where x 0 start of impact ionization region with E E c x l c length of impact ionization region with E E m. (8 Changing the limits of integration to E in (8 and after integration we get: A i B i I sub lcemi D exp (9 Bi Em as E, I m sub HO #18: ELEN 51 - MOS Cap Models Page 9
30 Substrate Current, I sub Model Thus, I sub generated due to impact ionization is given by: I sub A B exp i, E i lcemi DS Bi m where A i and B i are impact ionization parameters l c characteristic length of impact ionization region E m maximum lateral electric field near the drain DS l c DSAT E c critical electric field for velocity saturation. + E c HO #18: ELEN 51 - MOS Cap Models Page 30
31 Substrate Current, I sub Model At strong inversion ( DS >> DSAT E m is given by: E m DS l c DSAT I sub Ai B i B ilc ( I exp DS DSAT DS DS DSAT where DSAT E E c c L L eff eff ( th ( + th L eff effective channel length of device th threshold voltage of device. HO #18: ELEN 51 - MOS Cap Models Page 31
32 Substrate Current, I sub Model in BSIM I sub α 0 α 1 + exp Leff 0 ( DS DSAT I DS DS β DSAT Substrate current model parameters: α 0 α 1 first parameter of substrate current model length scaling parameter of substrate current model β 0 second parameter of substrate current model HO #18: ELEN 51 - MOS Cap Models Page 3
MOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
VLSI Design and Simulation
VLSI Design and Simulation Performance Characterization Topics Performance Characterization Resistance Estimation Capacitance Estimation Inductance Estimation Performance Characterization Inverter Voltage
! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 7: February, 07 MOS SPICE Models, MOS Parasitic Details Lecture Outline! MOS Capacitances " Extrinsic " Intrinsic! Lumped Capacitance Model!
Long Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
ESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 7: February 4, 2016 MOS SPICE Models, MOS Parasitic Details Lecture Outline! MOS Capacitances " Extrinsic " Intrinsic! Lumped Capacitance
The Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
MOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
The Devices. Devices
The The MOS Transistor Gate Oxyde Gate Source n+ Polysilicon Drain n+ Field-Oxyde (SiO 2 ) p-substrate p+ stopper Bulk Contact CROSS-SECTION of NMOS Transistor Cross-Section of CMOS Technology MOS transistors
Lecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
EE 435. Lecture 37. Parasitic Capacitances in MOS Devices. String DAC Parasitic Capacitances
EE 435 Lecture 37 Parasitic Capacitances in MOS Devices String DAC Parasitic Capacitances Parasitic Capacitors in MOSFET (will initially consider two) Parasitic Capacitors in MOSFET C GCH Parasitic Capacitors
LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?
LECTURE 3 MOSFETS II Lecture 3 Goals* * Understand constant field and constant voltage scaling and their effects. Understand small geometry effects for MOS transistors and their implications modeling and
Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
Circuits. L2: MOS Models-2 (1 st Aug. 2013) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number
EE610: CMOS Analog Circuits L: MOS Models- (1 st Aug. 013) B. Mazhari Dept. of EE, IIT Kanpur 3 NMOS Models MOS MODEL Above Threshold Subthreshold ( GS > TN ) ( GS < TN ) Saturation ti Ti Triode ( DS >
EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
Lecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics
Chapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
Lecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
ECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
MOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor
MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET Calculation of t and Important 2 nd Order Effects SmallSignal Signal MOSFET Model Summary Material from: CMOS LSI Design By Weste
Device Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
EE 560 MOS TRANSISTOR THEORY PART 2. Kenneth R. Laker, University of Pennsylvania
1 EE 560 MOS TRANSISTOR THEORY PART nmos TRANSISTOR IN LINEAR REGION V S = 0 V G > V T0 channel SiO V D = small 4 C GC C BC substrate depletion region or bulk B p nmos TRANSISTOR AT EDGE OF SATURATION
HW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7
HW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7 2 What do digital IC designers need to know? 5 EE4 EECS4 6 3 0< V GS - V T < V DS Pinch-off 7 For (V GS V T )
MOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
MOSFET Physics: The Long Channel Approximation
MOSFET Physics: The ong Channel Approximation A basic n-channel MOSFET (Figure 1) consists of two heavily-doped n-type regions, the Source and Drain, that comprise the main terminals of the device. The
MOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
Device Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
ELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling
ELEC 3908, Physical Electronics, Lecture 26 MOSFET Small Signal Modelling Lecture Outline MOSFET small signal behavior will be considered in the same way as for the diode and BJT Capacitances will be considered
VLSI Design The MOS Transistor
VLSI Design The MOS Transistor Frank Sill Torres Universidade Federal de Minas Gerais (UFMG), Brazil VLSI Design: CMOS Technology 1 Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V
FIELD-EFFECT TRANSISTORS
FIEL-EFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancement-type N-MOS transistor 3 I-V characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation
Lecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.
INEL 6055 - Solid State Electronics ECE Dept. UPRM 20th March 2006 Definitions MOS Capacitor Isolated Metal, SiO 2, Si Threshold Voltage qφ m metal d vacuum level SiO qχ 2 E g /2 qφ F E C E i E F E v qφ
Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models
Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models Outline Lowfrequency smallsignal equivalent circuit model Highfrequency smallsignal equivalent circuit model Reading Assignment: Howe and Sodini;
Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics t ti Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE105 Fall 2007
ECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
Scaling Issues in Planar FET: Dual Gate FET and FinFETs
Scaling Issues in Planar FET: Dual Gate FET and FinFETs Lecture 12 Dr. Amr Bayoumi Fall 2014 Advanced Devices (EC760) Arab Academy for Science and Technology - Cairo 1 Outline Scaling Issues for Planar
Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models
Lecture 1 MOSFET (III) MOSFET Equivalent Circuit Models Outline Lowfrequency smallsignal equivalent circuit model Highfrequency smallsignal equivalent circuit model Reading Assignment: Howe and Sodini;
Lecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout
Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE15 Spring 28 Lecture
EE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
Lecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
N Channel MOSFET level 3
N Channel MOSFET level 3 mosn3 NSource NBulk NSource NBulk NSource NBulk NSource (a) (b) (c) (d) NBulk Figure 1: MOSFET Types Form: mosn3: instance name n 1 n n 3 n n 1 is the drain node, n is the gate
EE105 - Fall 2005 Microelectronic Devices and Circuits
EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance
CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis
ESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 5: January 25, 2018 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation!
L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling
L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation
II III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing
II III IV V VI B N Al Si P S Zn Ga Ge As Se d In Sn Sb Te Silicon (Si) the dominating material in I manufacturing ompound semiconductors III - V group: GaAs GaN GaSb GaP InAs InP InSb... The Energy Band
ECEN474/704: (Analog) VLSI Circuit Design Spring 2018
ECEN474/704: (Analog) SI Circuit Design Spring 2018 ecture 2: MOS ransistor Modeling Sam Palermo Analog & Mixed-Signal Center exas A&M University Announcements If you haven t already, turn in your 0.18um
The Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
ESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
MOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th
MOSFET Id-Vd curve Saturation region I DS Transfer curve Vd=1V V Th V G 1 0 < V GS < V T V GS > V T V Gs >V T & Small V D > 0 I DS WQ inv WC v WC i V V VDS V V G i T G n T L n I D g V D (g conductance
Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS
Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2
Chapter 5 MOSFET Theory for Submicron Technology
Chapter 5 MOSFET Theory for Submicron Technology Short channel effects Other small geometry effects Parasitic components Velocity saturation/overshoot Hot carrier effects ** Majority of these notes are
EKV MOS Transistor Modelling & RF Application
HP-RF MOS Modelling Workshop, Munich, February 15-16, 1999 EKV MOS Transistor Modelling & RF Application Matthias Bucher, Wladek Grabinski Electronics Laboratory (LEG) Swiss Federal Institute of Technology,
Introduction and Background
Analog CMOS Integrated Circuit Design Introduction and Background Dr. Jawdat Abu-Taha Department of Electrical and Computer Engineering Islamic University of Gaza jtaha@iugaza.edu.ps 1 Marking Assignments
Section 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline
Introduction to MOS VLSI Design hapter : MOS Transistor Theory copyright@david Harris, 004 Updated by Li hen, 010 Outline Introduction MOS apacitor nmos IV haracteristics pmos IV haracteristics Gate and
EE 330. Lecture 35. Parasitic Capacitances in MOS Devices
EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A - β β VXX Q 2
LAYOUT TECHNIQUES. Dr. Ivan Grech
LAYOUT TECHNIQUES OUTLINE Transistor Layout Resistor Layout Capacitor Layout Floor planning Mixed A/D Layout Automatic Analog Layout Layout Techniques Main Layers in a typical Double-Poly, Double-Metal
Long-channel MOSFET IV Corrections
Long-channel MOSFET IV orrections Three MITs of the Day The body ect and its influence on long-channel V th. Long-channel subthreshold conduction and control (subthreshold slope S) Scattering components
Lecture #27. The Short Channel Effect (SCE)
Lecture #27 ANNOUNCEMENTS Design Project: Your BJT design should meet the performance specifications to within 10% at both 300K and 360K. ( β dc > 45, f T > 18 GHz, V A > 9 V and V punchthrough > 9 V )
Microelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two -
6.012 Microelectronic Devices and Circuits Lecture 13 Linear Equivalent Circuits Outline Announcements Exam Two Coming next week, Nov. 5, 7:309:30 p.m. Review Subthreshold operation of MOSFETs Review Large
ECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type
MOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
ECE-305: Fall 2017 MOS Capacitors and Transistors
ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue
EEC 116 Lecture #3: CMOS Inverters MOS Scaling. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 116 Lecture #3: CMOS Inverters MOS Scaling Rajeevan Amirtharajah University of California, Davis Jeff Parhurst Intel Corporation Outline Review: Inverter Transfer Characteristics Lecture 3: Noise Margins,
University of Pennsylvania Department of Electrical Engineering. ESE 570 Midterm Exam March 14, 2013 FORMULAS AND DATA
University of Pennsylvania Department of Electrical Engineering ESE 570 Midterm Exam March 4, 03 FORMULAS AND DATA. PHYSICAL CONSTANTS: n i = intrinsic concentration undoped) silicon =.45 x 0 0 cm -3 @
ESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
Section 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
EE5311- Digital IC Design
EE5311- Digital IC Design Module 1 - The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM
MOS Device Modeling. C.K. Ken Yang UCLA Courtesy of Agilent eesoft EE 215B
MOS Device Modeling C.K. Ken Yang UCLA yangck@ucla.edu Courtesy of Agilent eesoft 1 Overview Reading Rabaey 3.3 W&H 2.2-2.4 Overview This class will look at the iv and CV characteristics of an MOS device
CMOS Digital Integrated Circuits Analysis and Design
MOS igital ntegrated ircuits Analysis and esign hapter 4 Modeling of MOS ransistors Using SPE 1 ntroduction he SPE software that was distributed by U Berkeley beginning in the late 1970s had three built-in
Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 2 CMOS Transistor Theory Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Introduction MOS Device Design Equation Pass Transistor Jin-Fu Li, EE,
1. The MOS Transistor. Electrical Conduction in Solids
Electrical Conduction in Solids!The band diagram describes the energy levels for electron in solids.!the lower filled band is named Valence Band.!The upper vacant band is named conduction band.!the distance
EE 560 MOS TRANSISTOR THEORY
1 EE 560 MOS TRANSISTOR THEORY PART 1 TWO TERMINAL MOS STRUCTURE V G (GATE VOLTAGE) 2 GATE OXIDE SiO 2 SUBSTRATE p-type doped Si (N A = 10 15 to 10 16 cm -3 ) t ox V B (SUBSTRATE VOLTAGE) EQUILIBRIUM:
Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs
EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,
ECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
Quantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.
Quantitative MOSFET Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current. V DS _ n source polysilicon gate y = y * 0 x metal interconnect to
nmosfet Schematic Four structural masks: Field, Gate, Contact, Metal. Reverse doping polarities for pmosfet in N-well.
nmosfet Schematic Four structural masks: Field, Gate, Contact, Metal. Reverse doping polarities for pmosfet in N-well. nmosfet Schematic 0 y L n + source n + drain depletion region polysilicon gate x z
MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 10, Number 2, 2007, 189 197 MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations S. EFTIMIE 1, ALEX. RUSU
ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model
ELEC 3908, Physical Electronics, Lecture 23 The MOSFET Square Law Model Lecture Outline As with the diode and bipolar, have looked at basic structure of the MOSFET and now turn to derivation of a current
Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
Microelectronics Part 1: Main CMOS circuits design rules
GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! med-amine.miled@polymtl.ca!
! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
Metal-oxide-semiconductor field effect transistors (2 lectures)
Metal-ide-semiconductor field effect transistors ( lectures) MOS physics (brief in book) Current-voltage characteristics - pinch-off / channel length modulation - weak inversion - velocity saturation -
Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1
Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1 LECTURE 210 PHYSICAL ASPECTS OF ICs (READING: Text-Sec. 2.5, 2.6, 2.8) INTRODUCTION Objective Illustrate the physical aspects of integrated circuits
ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft
ELEN0037 Microelectronic IC Design Prof. Dr. Michael Kraft Lecture 2: Technological Aspects Technology Passive components Active components CMOS Process Basic Layout Scaling CMOS Technology Integrated
Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model
- Spring 003 Lecture 4 Design Rules CMOS Inverter MOS Transistor Model Today s lecture Design Rules The CMOS inverter at a glance An MOS transistor model for manual analysis Important! Labs start next
an introduction to Semiconductor Devices
an introduction to Semiconductor Devices Donald A. Neamen Chapter 6 Fundamentals of the Metal-Oxide-Semiconductor Field-Effect Transistor Introduction: Chapter 6 1. MOSFET Structure 2. MOS Capacitor -
The Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 Transistor Resistance Two
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Professor Ali Javey Fall 2006 Midterm 2 Name: SID: Closed book. Two sheets of notes are
Chapter 5: BSIM3v3 Characterization
5: BSIM3v3 Characterization The BSIM3 model (BSIM = Berkeley Short channel Insulated gate field effect transistor Model) was published by the University of California at Berkeley in July 1993. BSIM3 is
ECE 340 Lecture 39 : MOS Capacitor II
ECE 340 Lecture 39 : MOS Capacitor II Class Outline: Effects of Real Surfaces Threshold Voltage MOS Capacitance-Voltage Analysis Things you should know when you leave Key Questions What are the effects