Size: px
Start display at page:

Download ""

Transcription

1 P STK UP LYER : TOP LYER : SGN LYER : IN PU ORE ISL Li / lock iagram PU Penryn PU THERML SENSOR.MHz 0 LYER : IN LYER : V LYER : OT P (upg)/w LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# REFLK,REFLK# REFSSLK,REFSSLK# LOK GEN LPRS MLFPIN VP.V N GMH.0V(RT0) RII SMR_VTERM.V/.VSUS(RT0) RII-SOIMM RII-SOIMM RII MHz RII MHz NORTH RIGE antiga GL0 RT L ONN ST - H ST0 0M MI LINK.KHz US.0 NSRLK, NSRLK# ST - - ROM ST 0M SOUTH RIGE US.0 Ports X Webcam Mini PI-E x Express ard IH-M SYSTEM POWER MX0.KHz LP PIE X US X PI-E zalia odec Realtek L-GR Mini PI-E ard X LN Realtek 0/00 RTL0EL Express ard power switch RIOH R (Neward) Realtek RTSE.MHz Keyboard Touch Pad K ITE 0E-J udio mplifier TP0 MHz RJ Memory ardreader SYSTEM HRGER MX00 Headphone LINE Out SPIF FN SPI ROM Mbits LINE IN MI Speaker PROJET :EF Quanta omputer Inc. Size ocument Number Rev ustom lock iagram ate: Friday, June, 00 Sheet of

2 V L H0KF-T_. K_V_MIN [,,,0,,,,,,,,,,,,,,,,,,0,,] [,,,,,,,,,0,] V.0V 0 0U/.V/X_ L H0KF-T_. 0 0U/.V/X_ L H0KF-T_. [] PT_SM [] PLK_SM V.U/0V/X_ VPU 0.U/0V/X_ Q N00 K_V_MIN V.U/0V/X_ Q N00 V 0 0U/.V/X_.U/0V/X_.U/0V/X_.U/0V/X_ Y XTL_.MH G_XIN G_XOUT P/0V/NPO_ P/0V/NPO_ V.U/0V/X_.U/0V/X_ R R 0K_ 0K_ GT_SM GLK_SM 0.U/0V/X_.U/0V/X_ [0,,] GLK_SM [0,,] GT_SM ITP_EN 0.U/0V/X_.U/0V/X_ [] K_PWG K_V_MIN VPU K_V_MIN PU_SEL R GLK_SM GT_SM *P/0V for EMI G_XIN G_XOUT FS.K_ for EMI GLK_SEL = FTSEL FTSEL (PIN) R 0_ PIN PIN VPLL V VPI VREF VSR VPU VI/O 0 VPLLI/O VSRI/O VSRI/O VSRI/O VPU_IO N 0 X X U K_PWRG/P# FSL/TEST_MOE SLK ST GN GN GN GNPU GNPI GNREF GNSR GNSR GNSR ISLPRSGLFT PIN K0 PUT_ITP/SRT PUT_ITP/SR OTT_/SRT0 OT_/SR0 MHz_Nonss/SRLK/SE Mhz_ss/SRL/SE PIN PULKT0 PULK0 PULKT PULK 0 SRLKT/STL SRLK/STL SRLKT/R#_ SRLK/R#_ SRLKT SRLK PI_STOP# PU_STOP# SRLKT SRLK 0 SRLKT/R#_F SRLK/R#_E SRLKT 0 SRLK SRLKT0 SRLK0 SRLKT/R#_H SRLK/R#_G PILK0/R#_ PILK/R#_ PILK/TME PILK PILK/_SELET PI_F/ITP_EN US_MHZ/FSL 0 FSL/TST_SL/REF PU_ITP PU_ITP# R_LK_PIE_VG R_LK_PIE_VG# R_LK_PIE_NEW_ R_LK_PIE_NEW_# NEW-R_LK_REQ#_R LK_GPLLREQ#_R PI_IH PIE_LNREQ#_R PLK_ PLK_MINI_LP FTSEL ITP_EN FS FS R R T R LK_PU_LK [] LK_PU_LK# [] LK_MH_LK [] LK_MH_LK# [] T T REFLK [] REFLK# [] REFSSLK [] REFSSLK# [] LK_PIE_ST [] LK_PIE_ST# [] T T LK_PIE_GPLL [] LK_PIE_GPLL# [] PM_STPPI# [] PM_STPPU# [] LK_PIE_MINI [] LK_PIE_MINI# [] LK_PIE_IH [] LK_PIE_IH# [] LK_PIE_LN [] LK_PIE_LN# [] 0X RP T R _ R _ R0 _ R _ R _ R.K_ R _ R /F_ NEW-R_LK_REQ# /F_ LK_MH_OE# /F_ PIE_LNREQ# 0K_ PLK_LP_EUG PLK_LP_ PLK_IH LK_M_US_R LK_M_US PU_SEL0 LK_M_IH PU_SEL 0 SWP LK_PIE_GPLL vs LK_PIE_LN LK_PIE_MINI vs LK_PIE_IH LK_PIE_NEW_ [] LK_PIE_NEW_# [] PLK_IH [] NEW-R_LK_REQ# [] LK_MH_OE# [] LK_M_US_R [] LK_M_US [] LK_M_IH [] PIE_LNREQ# [] PLK_LP_EUG [] PLK_LP_ [] V R 0K_ PLK_ R *0K_ FTSEL R 0K_ isable ITP 0=UM = External VG OTT OT SRT0 SR0 SRT/LT_00 SRT/LT_00 Mout-NSS Mout-SS LK_MH_OE# NEW-R_LK_REQ# PIE_LNREQ# R R0 R 0K_ 0K_ 0K_ R0 *.K_ 0=overclocking of PU and SR llowed = overclocking of PU and SR not llowed 0 correct Net name PLK_ R 0K_ PI/_Select: =MHz,0=SR_00MHz of Pin & Pin. 0 hange Strap.0V.0V [] PU_SEL0 PU lock select R PU_SEL0 MH_SEL0 [] PU_SEL R 0_ [] PU_SEL MH_SEL [] R *K_ *K_ R 0_ PU_SEL R 0_ [] PU_SEL MH_SEL [] R *K_ 0 Update SEL default follwed PU. 0 FS FS FS PU SR PI RSV 00 0 delete SIO connection 0 P/0V/NPO_ 0 P/0V/NPO_ P/0V/NPO_ P/0V/NPO_ 0 P/0V/NPO_ 0 P/0V/NPO_ for EMI LK_M_US_R LK_M_US LK_M_IH PLK_LP_EUG PLK_LP_ PLK_IH PROJET :EF Quanta omputer Inc. Size ocument Number Rev ustom LOK GENERTOR ate: Wednesday, July 0, 00 Sheet of

3 [] H_#[:] [] H_ST#0 [] H_REQ#[:0] [] H_ST# [] H_0M# [] H_FERR# [] H_IGNNE# [] H_STPLK# [] H_INTR [] H_NMI [] H_SMI# H_#[:] T H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_REQ#0 H_REQ# H_REQ# H_REQ# H_REQ# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# T T T T T0 T T T T U J []# S# L []# NR# L []# PRI# K []# M []# EFER# N []# RY# J []# SY# N [0]# P []# R0# P []# L []# IERR# P []# INIT# P []# R []# LOK# M ST[0]# RESET# K REQ[0]# RS[0]# H REQ[]# RS[]# K REQ[]# RS[]# J REQ[]# TRY# L REQ[]# HIT# Y []# HITM# U []# R []# PM[0]# W [0]# PM[]# U []# PM[]# Y []# PM[]# U []# PRY# R []# PREQ# T []# TK T []# TI W []# TO W []# TMS Y []# TRST# U [0]# R# V []# W []# []# THERML []# []# PROHOT# V ST[]# THERM THERM 0M# FERR# THERMTRIP# IGNNE# R GROUP 0 R GROUP STPLK# LINT0 LINT SMI# IH ONTROL XP/ITP SIGNLS H LK LK[0] LK[] Quard ore Only M RSV[0] N RSV[0] T RSV[0] V RSV[0] RSV[0] RSV[0] RSV[0] RSV[0] F RSV[0] H E G H F E F 0 H_IERR# R H F F G G G E H_RS#0 H_RS# H_RS# T0 ITP_PM#0 ITP_PM# ITP_PM# ITP_PM# ITP_PM# ITP_PM# ITP_TK ITP_TI ITP_TO ITP_TMS ITP_TRST# 0 H_PROHOT#_R H_S# [] H_NR# [] H_PRI# [] H_EFER# [] H_RY# [] H_SY# [] HREQ#0 []./F_ H_INIT# [] H_LOK# [] H_PURST# [] H_RS#[:0] [] H_TRY# [] H_HIT# [] H_HITM# [] T T0 T0 T T0 T SYS_RST# [] H_THERM [] H_THERM [].0V H_PROHOT# [,] R0 _ PM_THRMTRIP# [,] LK_PU_LK [] LK_PU_LK# [].0V R *0_ [] H_#[:0] [] H_STN#0 [] H_STP#0 [] H_INV#0.0V R00 K/F_ H_#[:0] R0 K/F_ T T T0 T0 T [] PU_SEL0 [] PU_SEL [] PU_SEL [] H_STN# [] H_STP# [] H_INV# PU_TEST R PU_TEST R H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_GTLREF PU_TEST PU_TEST PU_TEST PU_TEST PU_TEST PU_TEST PU_TEST [,,,,,,,,,0,] *K/F_ *K/F_ U E [0]# F []# E []# G []# F []# G []# E []# E []# K []# G []# J [0]# J []# H []# F []# K []# H []# J STN[0]# H STP[0]# H INV[0]# N []# K []# P []# R []# L [0]# M []# L []# M []# P []# P []# P []# T []# R []# L []# T [0]# N []# L STN[]# M STP[]# N INV[]# GTLREF TEST TEST TEST F TEST F TEST TEST TEST SEL[0] SEL[] SEL[].0V T GRP 0 T GRP LOGI-Penryn []# []# []# []# []# []# []# []# [0]# []# []# []# []# []# []# []# STN[]# STP[]# INV[]# T GRP T GRP []# []# [0]# []# []# []# []# []# []# []# []# []# [0]# []# []# []# STN[]# STP[]# INV[]# OMP[0] MIS OMP[] OMP[] OMP[] PRSTP# PSLP# PWR# PWRGOO SLP# PSI# Y V V V T U U Y W Y W W Y U E 0 E F E F E F 0 R U Y E E H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# OMP0 OMP OMP OMP R R R R H_#[:0] H_#[:0] H_PRSTP# [,,] H_PSLP# [] H_PWR# [] H_PWRG [] H_PUSLP# [] PM_PSI# [] H_STN# [] H_STP# [] H_INV# [] H_STN# [] H_STP# [] H_INV# []./F_./F_./F_./F_ 0 LOGI-Penryn.0V ITP_TI./F_ R ITP_TMS./F_ R ITP_TO *./F_ R ITP_PM#./F_ R H_PURST# */F_ R0 ITP_TK ITP_TRST#./F_./F_ R R PROJET :EF Quanta omputer Inc. Size ocument Number Rev ustom Penryn / Host ate: Wednesday, July 0, 00 Sheet of

4 LMV MLK SYS_SHN-# PM_THRM_R# MT PU_VI0 [] PU_VI [] PU_VI [] PU_VI [] PU_VI [] PU_VI [] PU_VI [] VSENSE [] VSSSENSE [] H_THERM [] H_THERM [] V [,,,0,,,,,,,,,,,,,,,,,,0,,].0V [,,,,,,,,,0,].V [,,,,,,,0] V_ORE [,] PM_THRM# [] SYS_SHN# [,] M_LK [] M_T [] V_ORE V_ORE.0V.V V_ORE.0V V V_ORE V V V V_ORE Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET :EF Penryn / Power&Thermal ustom Wednesday, July 0, 00 Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET :EF Penryn / Power&Thermal ustom Wednesday, July 0, 00 Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET :EF Penryn / Power&Thermal ustom Wednesday, July 0, 00 0 RESS: H mils 0 el EMI filters. 0U/.V/X_ 0U/.V/X_.U/0V/X_.U/0V/X_ 0U/.V/X_ 0U/.V/X_ 0U/.V/X_ 0U/.V/X_ 0 0U/.V/X_ 0 0U/.V/X_ R0 0K/F_ R0 0K/F_ V[00] V[00] V[00] 0 V[00] V[00] V[00] V[00] V[00] V[00] 0 V[00] V[0] V[0] 0 V[0] V[0] V[0] V[0] V[0] V[0] 0 V[0] V[00] 0 V[0] V[0] V[0] V[0] V[0] V[0] V[0] 0 V[0] V[0] V[00] V[0] V[0] V[0] E V[0] E V[0] E0 V[0] E V[0] E V[0] E V[0] E V[00] E V[0] E0 V[0] F V[0] F V[0] F0 V[0] F V[0] F V[0] F V[0] F V[0] F V[00] F0 V[0] V[0] 0 V[0] V[0] V[0] V[0] V[0] V[0] 0 V[00] V[0] 0 V[0] 0 V[0] V[0] V[0] V[0] V[0] V[0] 0 V[0] V[00] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] 0 V[00] V[0] V[0] V[0] V[0] V[0] E V[0] E0 V[0] E V[0] E V[0] E V[00] E V[0] E V[0] E0 V[0] F V[0] F0 V[0] F V[0] F V[0] F V[0] F V[0] F V[00] F0 V[0] VP[0] J VP[0] K VP[0] M VP[0] J VP[0] K VP[0] M VP[0] N VP[0] N VP[] R VP[] R VP[] T VP[] T VP[] V VP[] W VSENSE F VI[0] VI[] F VI[] E VI[] F VI[] E VI[] F VI[] E VSSSENSE E V[0] VP[0] G VP[0] V V[0] U LOGI-Penryn. U LOGI-Penryn. 0U/.V/X_ 0U/.V/X_ 0U/.V/X_ 0U/.V/X_.U/0V/X_.U/0V/X_ 0U/.V/X_ 0U/.V/X_ R 0K/F_ R 0K/F_ 0 0U/.V/X_ 0 0U/.V/X_ 0U/.V/X_ 0U/.V/X_ 0U/.V/X_ 0U/.V/X_.U/0V/X_.U/0V/X_ 0U/.V/X_ 0U/.V/X_ R0 0K/F_ R0 0K/F_ R *0K/F_ R *0K/F_.U/0V/X_.U/0V/X_ 0U/.V/X_ 0U/.V/X_ 0U/.V/X_ 0U/.V/X_.U/0V/X_.U/0V/X_ VSS[0] P VSS[] E VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] F VSS[00] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] E VSS[0] E VSS[0] E VSS[0] E VSS[0] E VSS[00] E VSS[0] E VSS[0] E VSS[0] E VSS[0] F VSS[0] F VSS[0] F VSS[0] F VSS[0] F VSS[00] F VSS[0] F VSS[0] F VSS[0] G VSS[0] G VSS[0] G VSS[0] G VSS[0] H VSS[0] H VSS[0] H VSS[00] H VSS[0] J VSS[0] J VSS[0] J VSS[0] J VSS[0] K VSS[0] K VSS[0] K VSS[0] K VSS[0] L VSS[00] L VSS[0] L VSS[0] L VSS[0] M VSS[0] M VSS[0] M VSS[0] M VSS[0] N VSS[0] N VSS[0] N VSS[00] N VSS[0] P VSS[] VSS[] F VSS[0] F VSS[] F VSS[] F VSS[] F VSS[] F VSS[] F VSS[] VSS[] E VSS[] E VSS[] E VSS[0] P VSS[0] P VSS[0] R VSS[0] R VSS[0] R VSS[0] R VSS[0] T VSS[00] T VSS[0] T VSS[0] T VSS[0] U VSS[0] U VSS[0] U VSS[0] U VSS[0] V VSS[0] V VSS[0] V VSS[00] V VSS[0] W VSS[0] W VSS[0] W VSS[0] W VSS[0] Y VSS[0] Y VSS[0] Y VSS[0] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] E VSS[] E VSS[0] Y VSS[00] VSS[] E VSS[0] E VSS[] F VSS[0] VSS[0] F VSS[] VSS[] VSS[] E U LOGI-Penryn. U LOGI-Penryn. 0U/.V/X_ 0U/.V/X_ Q N00 Q N00.U/0V/X_.U/0V/X_ 0 0U/.V/X_ 0 0U/.V/X_ Q N00 Q N00 0U/.V/X_ 0U/.V/X_ 0 0U/.V/X_ 0 0U/.V/X_.U/0V/X_.U/0V/X_ 0U/.V/X_ 0U/.V/X_ R 00/F_ R 00/F_ 00P/0V_ 00P/0V_ 0U/.V/X_ 0U/.V/X_ 0 0U/.V_ 0 0U/.V_ 0 0U/.V/X_ 0 0U/.V/X_ 0 0U/.V/X_ 0 0U/.V/X_ 0U/.V/X_ 0U/.V/X_ 0 0U/.V/X_ 0 0U/.V/X_ 0U/.V/X_ 0U/.V/X_ R 00/F_ R 00/F_ 0U/.V/X_ 0U/.V/X_ V XP XN GN SLK S LERT# OVERT# U LMIMM U LMIMM 0U/.V/X_ 0U/.V/X_ 0 0U/.V/X_ 0 0U/.V/X_ Q N00 Q N00 R *0_ R *0_ 0U/.V/X_ 0U/.V/X_ 0 0U/.V/X_ 0 0U/.V/X_ R0 0_ R0 0_.U/0V/X_.U/0V/X_ 0U/.V/X_ 0U/.V/X_ 0U/.V/X_ 0U/.V/X_.U/0V/X_.U/0V/X_.0U/V_.0U/V_ 0U/.V/X_ 0U/.V/X_.U/0V/X_.U/0V/X_ 0U/.V/X_ 0U/.V/X_.U/0V/X_.U/0V/X_

5 H_# H_# H_# H_#0 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_REQ#0 H_REQ# H_# H_# H_# H_REQ# H_REQ# H_# H_# H_# H_REQ# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_SWING H_ROMP H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_SWING H_ROMP H_RS#0 H_RS# H_RS# H_VREF H_REQ#[:0] [] H_#[:0] [] H_#[:] [] H_S# [] H_RY# [] H_SY# [] H_EFER# [] H_NR# [] H_PRI# [] HREQ#0 [] H_ST#0 [] H_ST# [] LK_MH_LK [] LK_MH_LK# [] H_PWR# [] H_HITM# [] H_HIT# [] H_LOK# [] H_TRY# [] H_INV# [] H_INV# [] H_INV# [] H_INV#0 [] H_STN# [] H_STN# [] H_STN# [] H_STN#0 [] H_PURST# [] H_STP# [] H_STP# [] H_STP# [] H_STP#0 [] H_PUSLP# [] H_RS#[:0] [].0V [,,,,,,,,,0,].0V.0V Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET :EF antiga / Host&VSS ustom Wednesday, July 0, 00 Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET :EF antiga / Host&VSS ustom Wednesday, July 0, 00 Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET :EF antiga / Host&VSS ustom Wednesday, July 0, 00 0 R0 /F_ R0 /F_ R0 00/F_ R0 00/F_ H_#_0 P H_#_ R H_#_ N H_#_ M H_#_ E H_#_ P H_#_ F H_#_ G0 H_#_ H_#_ J H_#_0 E0 H_#_ H H_#_ J0 H_#_ L H_#_ H_#_ H_#_ L H_#_ H_#_ J H_#_ H0 H_#_ H_#_0 H_#_ K H_#_ H_#_ F H_#_ H H_#_ H_#_ M H_#_ J H_S# H H_ST#_0 H_ST#_ G H_NR# H_PRI# F H_REQ# G HPLL_LK# H H_PURST# HPLL_LK H H_#_0 F H_REQ#_ F H_REQ#_ H_#_ G H_#_0 M H_#_0 L H_#_0 N0 H_#_0 H_#_0 H_#_0 E H_#_ H_#_ H H_SY# 0 H_#_ M H_#_ J H_#_ J H_#_ N H_#_ J H_#_ P H_#_ L H_#_ R H_#_ N H_#_ F H_#_ M H_#_ J H_#_ N H_#_ R H_#_ N H_#_ N H_#_ P H_#_ N H_#_ L H_#_ E H_#_ M H_#_ Y H_#_ H_#_ Y H_#_ Y0 H_#_ Y H_#_ Y H_#_ Y H_#_ W H_#_ G H_#_ Y H_#_ H_#_ H_#_ H_#_ H_#_ 0 H_#_ H_#_ E H_#_ E H_#_ H H_#_ H_#_ H_#_ H_#_ H_#_ E H_#_ F H_#_ H_#_ E H_#_ H_#_ H H_#_ E H_#_ G H_#_ H_#_ F H_EFER# E H_INV#_0 J H_INV#_ L H_INV#_ Y H_INV#_ Y H_PWR# J H_RY# F H_STN#_0 L0 H_STN#_ M H_STN#_ H_STN#_ E H_STP#_0 L H_STP#_ M H_STP#_ H_STP#_ E H_VREF H_VREF H_TRY# H_HIT# H H_HITM# E H_LOK# H H_REQ#_0 H_REQ#_ K H_REQ#_ H_#_ 0 H_#_ F H_#_ K H_#_ L0 H_SWING H_PUSLP# E H_ROMP E H_RS#_0 H_RS#_ F H_RS#_ HOST U LOGI-NTIG HOST U LOGI-NTIG.U/0V/X_.U/0V/X_ VSS_ U VSS_ VSS_ R VSS_ L VSS_ VSS_ W VSS_ N VSS_ J VSS_ F VSS_ VSS_0 VSS_ Y VSS_ T VSS_ N VSS_ L VSS_ G VSS_ VSS_ VSS_ V VSS_0 R VSS_ M VSS_ V VSS_ R VSS_ P VSS_ H VSS_ F VSS_ F VSS_ H VSS_ VSS_0 VSS_ Y VSS_ U VSS_ T VSS_ M VSS_ F VSS_ VSS_ V VSS_ U VSS_ M VSS_0 J VSS_ VSS_ G VSS_ Y VSS_ T VSS_ N VSS_ J VSS_ E VSS_ N VSS_ L VSS_0 VSS_ U VSS_ M VSS_ H VSS_ VSS_ VSS_ Y VSS_ U VSS_ T VSS_ M VSS_0 G VSS_ VSS_ G0 VSS_ 0 VSS_ V0 VSS_ N0 VSS_ H0 VSS_ E0 VSS_ T VSS_ M VSS_0 J VSS_ E VSS_ N VSS_ L VSS_ VSS_ H VSS_ VSS_ VSS_ U VSS_ H VSS_0 VSS_ VSS_ Y VSS_ U VSS_ T VSS_ J VSS_ F VSS_ VSS_ VSS_00 M VSS_0 E VSS_0 P VSS_0 L VSS_0 J VSS_0 F VSS_0 VSS_0 H VSS_0 VSS_0 Y VSS_0 U VSS_ T VSS_ F VSS_ M VSS_ J VSS_ F VSS_ E VSS_ W VSS_ VSS_ VSS_0 G VSS_ VSS_ VSS_ V VSS_ R VSS_ L VSS_ H VSS_ VSS_ P VSS_ L VSS_0 H VSS_ N VSS_ K VSS_ F VSS_ VSS_ VSS_ N VSS_ T VSS_ N VSS_ K VSS_0 H VSS_ F VSS_ VSS_ G VSS_ VSS_ VSS_ V VSS_ T VSS_ R VSS_ J VSS_0 G VSS_ E VSS_ VSS_ Y VSS_ P VSS_ K VSS_ H VSS_ F VSS_ VSS_ F VSS_0 H VSS_ F VSS_ VSS_ VSS_ VSS_ VSS_ H VSS_ VSS_ VSS_ V VSS_0 R VSS_ J VSS_ VSS_ Y VSS_ N VSS_ L VSS_ J VSS_ G VSS_ E VSS_ F VSS_ F VSS_ VSS_0 W VSS_ T VSS_ N VSS_ J VSS_ H VSS_ VSS_ G VSS_ U VSS_ T VSS_ H VSS_ VSS_ L VSS_ Y VSS_ G VSS_ E VSS_ G VSS_ VSS_ Y VSS_ J VSS_ F VSS_ R VSS_ K VSS_0 J VSS_ F VSS_ H VSS_ Y VSS_ K VSS_0 VSS_ J VSS UI LOGI-NTIG VSS UI LOGI-NTIG R K/F_ R K/F_.U/0V/X_.U/0V/X_ VSS_ G VSS_0 W VSS_0 U VSS_0 P VSS_0 N VSS_0 H VSS_0 F VSS_0 VSS_0 R VSS_0 M VSS_0 J VSS_ G VSS_ 0 VSS_ 0 VSS_ W0 VSS_ T0 VSS_ J0 VSS_ G0 VSS_ Y0 VSS_ N0 VSS_0 K0 VSS_ F0 VSS_ 0 VSS_ 0 VSS_ G VSS_ VSS_ G VSS_ VSS_ W VSS_ T VSS_0 R VSS_ M VSS_ H VSS_ VSS_ VSS_ U VSS_ N VSS_ N VSS_0 K VSS_ G VSS_ E VSS_ G VSS_ W VSS_ VSS_ G VSS_ VSS_ VSS_0 G VSS_ VSS_ VSS_ N VSS_ J VSS_ E VSS_ N VSS_ L VSS_0 G VSS_ E VSS_ F VSS_ V VSS_ T VSS_ M VSS_ VSS_ J VSS_ VSS_ VSS_0 VSS_ Y VSS_ N VSS_ H VSS_ Y VSS_ N VSS_ G VSS_ VSS_ G0 VSS_0 V0 VSS_ T0 VSS_ J0 VSS_ E0 VSS_ 0 VSS_ H VSS_ VSS_ G VSS_0 VSS_ M VSS_ N VSS_ VSS_ M0 VSS_ F VSS_ H VSS_ Y VSS_ L VSS_00 E VSS_0 VSS_0 Y VSS_0 U VSS_0 N VSS_0 J VSS_0 E VSS_0 VSS_0 N VSS_0 J VSS_0 G VSS_ VSS_ V VSS_ T VSS_ VSS_ M VSS_ M VSS_ VSS_ VSS_ H VSS_ VSS_0 Y VSS_ L VSS_ J VSS_ H VSS_ F VSS_ E VSS_ VSS_ V VSS_ L VSS_NTF_ F VSS_NTF_ VSS_NTF_ V VSS_NTF_ J0 VSS_NTF_ M VSS_NTF_ F VSS_NTF_ VSS_NTF_ U VSS_NTF_ U VSS_NTF_0 L0 VSS_NTF_ V0 VSS_NTF_ VSS_NTF_ L VSS_NTF_ J VSS_NTF_ VSS_NTF_ U VSS_S_ H VSS_S_ H VSS_S_ VSS_S_ VSS_S_ N_ E N_ N_ N_ N_0 N_ N_ N_ N_ N_ N_ N_ N_ N_ F N_0 E N_ N_ VSS_0 R VSS_ P VSS_ VSS_ R VSS_ U VSS_ P VSS_ F VSS_ W VSS_ E VSS_0 F VSS_ H VSS_ J VSS_ VSS_ VSS_ Y VSS_ M VSS_ K VSS_ M VSS_ VSS_ P VSS_0 H VSS_ VSS_ V VSS_ T VSS_ U VSS_ U VSS_ U VSS_ U VSS_00 L VSS VSS NTF VSS S N UJ LOGI-NTIG VSS VSS NTF VSS S N UJ LOGI-NTIG T T R0./F_ R0./F_ R K/F_ R K/F_

6 MH_FG_ MIx selection [,,,0,,,,,,,,,,,,,,,,,,0,,] [,,0,,,,0] [,,,,,,,,,0,] [] V.VSUS.0V.0V_PEG 0 Low: MIx High: MIx (efault) MH_FG_ FS ynamic OT Low: ynamic OT disabled High: ynamic OT enabled (efault) Low: itpm Host Interface enabled High: itpm Host Interface disabled (efault) MH_FG_ Intel (R) Management Engine rypto Low: Intel (R) Management Engine rypto TLS cipher suite with no confidentiality High: Intel (R) Management Engine rypto TLS cipher suite with no confidentiality (efault) V [,] MH_FG_ PI Express Graphic Lane Low: Reverse Lane High: Normal operation(efault) MH_FG_ MI Lane Reversal Low: Normal (efault) High: Lane MH_FG_ itpm Host Interface MH_FG_0 PIe Lookback Enable Low: Enabled High: isabled (efault) MH_FG_/ XOR/LLZ/LOK Un-gating MH_FG_ MH_FG_ onfiguration XOR Mode enabled ll-z Mode enabled Normal operation (efault) R0 R R R R R0 R R R R [] [] [] [] PM_SYN# [,,] H_PRSTP# [0,] PM_EXTTS#0 [] PM_EXTTS# ELY_VR_PWRGOO [] PLT_RST-R# [,] PM_THRMTRIP# [,] PRSLPVR MH_SEL0 MH_SEL MH_SEL *.K_ *.K_ *.K_ *.K_ *.K_ *.K_ *.K_ *.K_ *.K_ *.K_ T T R T T T T R T0 T T T T0 T MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_0 MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_0 M N R T H H0 H H K T M Y G F H F L K N M T R P P0 P N M E N P T R0 M0 L H P R T R PM_EXTTS#0 N PM_EXTTS# P T0 00/F_ RST_IN#_MH T PM_THRMTRIP#_R T0 *0_ R U RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV0 RSV RSV RSV RSV ME_JTG_TK ME_JTG_TI ME_JTG_TO ME_JTG_TMS FG_0 FG_ FG_ FG_ FG_ FG_ FG_ FG_ FG_ FG_ FG_0 FG_ FG_ FG_ FG_ FG_ FG_ FG_ FG_ FG_ FG_0 PM_SYN# PM_PRSTP# PM_EXT_TS#_0 PM_EXT_TS#_ PWROK RSTIN# THERMTRIP# PRSLPVR RSV ME JTG FG PM R LK/ ONTROL/OMPENSTION LK S_K_0 S_K_ S_K_0 S_K_ S_K#_0 S_K#_ S_K#_0 S_K#_ S_KE_0 S_KE_ S_KE_0 S_KE_ S_S#_0 S_S#_ S_S#_0 S_S#_ S_OT_0 S_OT_ S_OT_0 S_OT_ SM_ROMP SM_ROMP# SM_ROMP_VOH SM_ROMP_VOL SM_VREF SM_PWROK SM_REXT SM_RMRST# PLL_REF_LK PLL_REF_LK# PLL_REF_SSLK PLL_REF_SSLK# MI GRPHIS VI PEG_LK PEG_LK# MI_RXN_0 MI_RXN_ MI_RXN_ MI_RXN_ MI_RXP_0 MI_RXP_ MI_RXP_ MI_RXP_ MI_TXN_0 MI_TXN_ MI_TXN_ MI_TXN_ MI_TXP_0 MI_TXP_ MI_TXP_ MI_TXP_ GFX_VI_0 GFX_VI_ GFX_VI_ GFX_VI_ GFX_VI_ GFX_VR_EN P T V U0 R R U V0 Y Y Y V R Y F Y G H F H V R F E F F E E E E H E0 E E H0 E E E H E F H G F E SM_ROMP_VOH SM_ROMP_VOL 0.VSMVREF_MH SW_PWROK_N SM_REXT TP_SM_RMRST# REFLK REFLK# REFSSLK REFSSLK# MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP GFXVR_VI_0 GFXVR_VI_ GFXVR_VI_ GFXVR_VI_ GFXVR_VI_ GFXVR_EN M LK0 [0] M LK [0] M LK0 [0] M LK [0] M LK0# [0] M LK# [0] M LK0# [0] M LK# [0] M KE0 [0,] M KE [0,] M KE0 [0,] M KE [0,] M S#0 [0,] M S# [0,] M S#0 [0,] M S# [0,] M OT0 [0,] M OT [0,] M OT0 [0,] M OT [0,] SM_ROMP R SM_ROMP# R R R [] [] [] REFLK [] REFLK# [] REFSSLK [] REFSSLK# [] [] [].VSUS 0./F_ 0./F_ LK_PIE_GPLL [] LK_PIE_GPLL# [] T T T T T T T 0K_ /F_ MI_TXN[:0] [] MI_TXP[:0] [] MI_RXN[:0] [] MI_RXP[:0] [] INT_PST_PWM INT_LVS_LON L_EILK L_EIT INT_ISP_ON [] [] [] [] [] RTLK RTT [] HSYN [] RT_G_ON VSYN [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] RT ON RT_R_ON.0V V R TXLOUT0- TXLOUT- TXLOUT- TXLLKOUT- TXLLKOUT TXULKOUT- TXULKOUT TXLOUT0 TXLOUT TXLOUT TXUOUT0- TXUOUT- TXUOUT- TXUOUT0 TXUOUT TXUOUT R R R0 R R 0K_ 0K_.K/F_ T00 /F_ /F_ /F_ R 0_ R0 0_ R R R T0 T0 T T 0/F_ 0/F_ 0/F_ R _ R.0K/F_ R _ L_TRL_LK L_TRL_T LVS_IG LVS_VG L_TN L_TP L_TN L_TP TV_ONSEL0 TV_ONSEL HSYN_INT RTIREF VSYN_INT L G M M K J M E E 0 H E G0 0 H F0 0 H G J G F K F H K H E E G J G H J J E L U L_KLT_TRL L_KLT_EN L_TRL_LK L_TRL_T L LK L T L_V_EN LVS_IG LVS_VG LVS_VREFH LVS_VREFL LVS_LK# LVS_LK LVS_LK# LVS_LK LVS_T#_0 LVS_T#_ LVS_T#_ LVS_T#_ LVS_T_0 LVS_T_ LVS_T_ LVS_T_ LVS_T#_0 LVS_T#_ LVS_T#_ LVS_T#_ LVS_T_0 LVS_T_ LVS_T_ LVS_T_ TV_ TV_ TV_ TV_RTN TV_ONSEL_0 TV_ONSEL_ RT_LUE RT_GREEN RT_RE RT_IRTN RT LK RT T RT_HSYN RT_TVO_IREF RT_VSYN LOGI-NTIG.VSUS LVS TV VG PI-EXPRESS GRPHIS PEG_OMPI PEG_OMPO PEG_RX#_0 PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_0 PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX_0 PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_0 PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_TX#_0 PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_0 PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX#_ PEG_TX_0 PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_0 PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ T PEG_OMP T H J L L0 N P N T U Y Y Y H J L L N0 P N T U Y W Y 0 J M M M0 M R N T0 U U0 Y0 0 J L M M M R N T U U Y Y R.0V_PEG./F_.VSUS V R R 0K_ 0K_ PM_EXTTS#0 PM_EXTTS# G F H G E H F G H H H H G H F H G E G F F N_ N_ N_ N_ N_ N_ N_ N_ N_ N_0 N_ N_ N_ N_ N_ N_ N_ N_ N_ N_0 N_ N_ N_ N_ N_ N_ N ME MIS H L_LK L_T L_PWROK L_RST# L_VREF P_TRLLK P_TRLT SVO_TRLLK SVO_TRLT LKREQ# IH_SYN# TSTN# H_LK H_RST# H_SI H_SO H_SYN H L_LK0 [] H L_T0 [] N EPWROK [,] 0. V J L_RST#0 [] H MH_LVREF.U/0V/X_ N P_TRLLK T M R *.K_ V G R *.K_ E R *.K_ K LK_MH_OE# [] H MH_IH_SYN# [] 0 MH_TSTN T T T T T R -TEST./F_.0V R K/F_ R /F_.U/0V/X_ 0.VSMVREF_MH 0 0P/0V_ R *K/F_ R 0_ R *K/F_ 0.VSMVREF [0,] SM_ROMP_VOH.0U/V_ SM_ROMP_VOL 0.0U/V_.U/.V/X_.U/.V/X_ R K/F_ R.0K/F_ R K/F_ LOGI-NTIG PROJET :EF Quanta omputer Inc. Size ocument Number Rev ustom antiga / MI/ISP Wednesday, July 0, 00 ate: Sheet of

7 0 [0] M Q[:0] M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q U J S_Q_0 J S_Q_ N S_Q_ M S_Q_ J S_Q_ J0 S_Q_ M S_Q_ M S_Q_ N S_Q_ N S_Q_ U0 S_Q_0 T S_Q_ N S_Q_ N S_Q_ U S_Q_ U S_Q_ V S_Q_ Y S_Q_ 0 S_Q_ S_Q_ V S_Q_0 Y S_Q_ S_Q_ 0 S_Q_ Y S_Q_ S_Q_ V S_Q_ T S_Q_ Y S_Q_ S_Q_ V S_Q_0 W S_Q_ S_Q_ U S_Q_ S_Q_ S_Q_ U S_Q_ V S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ U0 S_Q_ V S_Q_ S_Q_ S_Q_ Y S_Q_ S_Q_ V S_Q_ V S_Q_ T S_Q_0 N S_Q_ U S_Q_ U S_Q_ T S_Q_ N0 S_Q_ M S_Q_ M S_Q_ J S_Q_ J S_Q_ N S_Q_0 M S_Q_ J S_Q_ J S_Q_ R SYSTEM MEMORY LOGI-NTIG S_S_0 S_S_ S_S_ S_RS# S_S# S_WE# S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_QS_0 S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS#_0 S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_0 S_M_ S_M_ S_M_ S_M_ G T 0 0 Y0 M T Y U Y T J J T W U M J T Y U M M M0 M M M M M M M M M M M M M M M QS0 M QS M QS M QS M QS M QS M QS M QS M QS#0 M QS# M QS# M QS# M QS# M QS# M QS# M QS# M 0 M G M H M G M M M G M F M W M M 0 G M H M H M Y M M S#0 [0,] M S# [0,] M S# [0,] M RS# [0,] M S# [0,] M WE# [0,] M M[:0] [0] M QS[:0] [0] M QS#[:0] [0] M [:0] [0,] [0] M Q[:0] M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q UE K S_Q_0 H S_Q_ P S_Q_ P S_Q_ J S_Q_ J S_Q_ M S_Q_ P S_Q_ U S_Q_ U S_Q_ S_Q_0 Y S_Q_ T S_Q_ R S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ G S_Q_ F S_Q_ E S_Q_0 S_Q_ F0 S_Q_ F S_Q_ G S_Q_ F S_Q_ H S_Q_ G S_Q_ H0 S_Q_ G S_Q_ G S_Q_0 H S_Q_ H S_Q_ G S_Q_ H S_Q_ G S_Q_ H S_Q_ F S_Q_ F S_Q_ G S_Q_ S_Q_0 S_Q_ Y S_Q_ Y S_Q_ F S_Q_ F S_Q_ S_Q_ S_Q_ V S_Q_ U S_Q_ R S_Q_0 N S_Q_ Y S_Q_ V S_Q_ P S_Q_ R S_Q_ L S_Q_ L S_Q_ J S_Q_ H S_Q_ M S_Q_0 M S_Q_ H S_Q_ J S_Q_ R SYSTEM MEMORY LOGI-NTIG S_S_0 S_S_ S_S_ S_RS# S_S# S_WE# S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_QS_0 S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS#_0 S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_0 S_M_ S_M_ S_M_ S_M_ U G F M Y 0 F G P K L V G G H U N L V H H G T N V U W U W T W Y H U M M0 M M M M M M M M M M M M M M M QS0 M QS M QS M QS M QS M QS M QS M QS M QS#0 M QS# M QS# M QS# M QS# M QS# M QS# M QS# M 0 M M M M M M M M M M 0 M M M M M S#0 [0,] M S# [0,] M S# [0,] M RS# [0,] M S# [0,] M WE# [0,] M M[:0] [0] M QS[:0] [0] M QS#[:0] [0] M [:0] [0,] PROJET :EF Quanta omputer Inc. Size ocument Number Rev ustom antiga / R ate: Wednesday, July 0, 00 Sheet of

8 V_SM 000m V_SM_ through V_SM_ can be left as N for R desgins. R0 0_ R 0_.0V.VSUS.0V V_XG_SENSE VSS_XG_SENSE UG P V_SM_ N V_SM_ H V_SM_ G V_SM_ F V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ Y V_SM_0 W V_SM_ V V_SM_ U V_SM_ T V_SM_ R V_SM_ P V_SM_ N V_SM_ H V_SM_ G V_SM_ F V_SM_0 G0 V_SM_ H V_SM_ G V_SM_ F V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ Y V_SM_ W V_SM_0 V V_SM_ U V_SM_ T V_SM_ R V_SM_ P V_SM_ V_SM_/N V_SM_/N V_SM_/N V_SM_/N W V_SM_0/N W V_SM_/N T V_SM_/N Y V_XG_ E V_XG_ V_XG_ V_XG_ E V_XG_ V_XG_ V_XG_ Y V_XG_ E V_XG_ V_XG_0 V_XG_ V_XG_ J V_XG_ G V_XG_ E V_XG_ V_XG_ V_XG_ Y V_XG_ H0 V_XG_ F0 V_XG_0 E0 V_XG_ 0 V_XG_ 0 V_XG_ 0 V_XG_ T V_XG_ T V_XG_ M V_XG_ L V_XG_ E V_XG_ J V_XG_0 H V_XG_ G V_XG_ F V_XG_ V_XG_ V_XG_ Y V_XG_ V V_XG_ U V_XG_ N V_XG_ M V_XG_0 U V_XG_ T V_XG_ J V_XG_SENSE H VSS_XG_SENSE POWER V SM V GFX V GFX NTF V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_0 V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_0 V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_0 V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_0 V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_0 V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_0 V SM LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF W V W V W V W V W V M L K W V U M0 K0 W0 U0 M L K J H G F E Y W V U M K H G F E Y W V M L K J H G F E Y W V U.0V V VSM_LF VSM_LF M0 V VSM_LF VSM_LF Y VSM_LF M0 VSM_LF VSM_LF 0U/.V/ELE_.VSUS.U/0V/X_ [,,0,,,,0].VSUS [,,,,,,,,,0,].0V / populate for GMH VG ore 00 EMI dded Ivcc_axg=.m 0.U/.V/X_.0V 0 *0u_.V_ 0U/.V/X_.U/0V/X_.U/0V_ 0U/.V/X_ 0U/.V/X_ Ivcc=0.0.=.m U/.V/X_ 0U/.V/X_ 0U/.V/X_ 0U/.V/X_ 0.U/0V_ 0U/.V/X_ 0U/.V/X_ 0U/.V/X_.U/.V/X_.U/0V/X_.U/0V_.U/0V/X_.U/0V/X_.U/0V_.U/0V/X_.U/0V/X_ 00 EMI dded U/.V/X_ 0.U/0V/X_ U/.V/X_.U/0V/X_ G V_ V_ V_ V_ Y V_ V V_ U V_ M V_ K V_ J V_0 G V_ F V_ E V_ V_ V_ Y V_ W V_ V V_ U V_ H V_0 F V_ V_ V_ J V_ G V_ E V_ V_ H V_ G V_ F V_0 G V_ J V_ H V_ F V_ T UF V_ LOGI-NTIG V ORE POWER V NTF V_NTF_ M V_NTF_ L V_NTF_ K V_NTF_ J V_NTF_ H V_NTF_ G V_NTF_ E V_NTF_ V_NTF_ V_NTF_0 Y V_NTF_ W V_NTF_ U V_NTF_ M0 V_NTF_ L0 V_NTF_ K0 V_NTF_ H0 V_NTF_ G0 V_NTF_ F0 V_NTF_ E0 V_NTF_0 0 V_NTF_ 0 V_NTF_ 0 V_NTF_ Y0 V_NTF_ W0 V_NTF_ V0 V_NTF_ U0 V_NTF_ L V_NTF_ K V_NTF_ J V_NTF_0 H V_NTF_ G V_NTF_ E V_NTF_ V_NTF_ V_NTF_ Y V_NTF_ W V_NTF_ V V_NTF_ L V_NTF_ K V_NTF_0 L V_NTF_ K V_NTF_ K V_NTF_ K V_NTF_ K.0V LOGI-NTIG PROJET :EF Quanta omputer Inc. Size ocument Number Rev ustom antiga / V ate: Tuesday, July 0, 00 Sheet of

9 .0V.V.0V.0V L 0_ V_PLL/.m.0V_PLL L 0uH_00M_ *0U/.V_.U/0V/X_ L 0uH_00M_ *0U/.V_ 0 0U/.V/X_ R 0_.U/.V/X_ V_TV m.v_tv V_Q 0.m L H0KF-T_. 0.U/0V/X_.U/0V/X_.0U/V_ L H0KF-T_..0V_PEGPLL.0V_PEGREF.0V_PLL.0V_HPLL V_HPLL m.0v_mpll.u/0v/x_.u/0v/x_.v_q U/.V/X_ V/_PEG_PLL 00m.0V.V.0V.VSUS V V.0V SM.0V SM_K L V TV_ H0KF-T_. 0 0U/.V/X_.V R0 0_ V_RT_ m V G m V R0 0_ V G.U/0V/X_.0U/V_ R 0_ L H0KF-T_. V_MPLL.m *0U/.V_ V_HPLL.m.0V_MH_PLL R 0./F_ 0.U/0V/X_ 0.0U/V_ R /F_ 0U/.V/X_.U/0V/X_ V_PEG_G 0.m R 0_ R 0_ V_SM 0m 0 0U/.V/X_ 0U/.V/X_.U/.V/X_ R 000P/0V_ V RT_.U/0V/X_.0U/V_.0V_PLL.0V_PLL.0V_HPLL.0V_MPLL.V_PEG_G V_SM_K m V_TV_ m V_H 0m *0_ 0_ -TEST.U/0V/X_ 0.U/0V/X_ 0.U/0V/X_.V_TV.V_Q.0V_MPLL.V_H.0V_PEGPLL V_LVS 0.m R0.VSUS_GMH_V 0_.U/0V/X_ 0U/.V/X_.0V_PEGPLL.U/0V/X_ 0 0U/.V/X_ 0.U/.V/X_ 0U/.V/X_ V_RT V_RT V G VSS G F L E V_PLL V_PLL V_HPLL V_MPLL.VSUS_TX_LVS J V_LVS.U/0V/X_ U/.V/X_.U/0V/X_ J V_PEG_G V_PEG_PLL R0 V_SM_ P0 V_SM_ N0 V_SM_ R V_SM_ P V_SM_ N V_SM_ T V_SM_ R V_SM_ P V_SM_ P V_SM_K_ N V_SM_K_ P V_SM_K_ N V_SM_K_ N V_SM_K_ M V_SM_K_NTF_ M V_SM_K_NTF_ M V_SM_K_NTF_ L V_SM_K_NTF_ M V_SM_K_NTF_ L V_SM_K_NTF_ M V_SM_K_NTF_ L V_SM_K_NTF_ V_TV V_TV M L F UH VSS_LVS V_H V_TV V_Q V_HPLL V_PEG_PLL M V_LVS_ L V_LVS_ LOGI-NTIG VTTLF_P VTTLF_P VTTLF_P RT PLL LVS PEG SM TV H LVS POWER K TV/RT.U/.V/X_ XF SM K MI 0.U/.V/X_ VTT_ U VTT_ T VTT_ U VTT_ T VTT_ U VTT_ T VTT_ U0 VTT_ T0 VTT_ U VTT_0 T VTT_ U VTT_ T VTT_ U VTT_ T VTT_ U VTT_ T VTT_ U VTT_ T VTT_ V VTT_0 U VTT_ V VTT_ U VTT_ T VTT_ V VTT_ U V_XF_ V_XF_ V_XF_ V_SM_K_ F V_SM_K_ H0 V_SM_K_ G0 V_SM_K_ F0 HV PEG VTT V_TX_LVS K V_HV_ V_HV_ V_HV_ V_PEG_ V V_PEG_ U V_PEG_ V V_PEG_ U V_PEG_ U VTTLF V_MI_ H V_MI_ F V_MI_ H V_MI_ G VTTLF VTTLF L VTTLF.0V_RXR_MI VTTLF_P VTTLF_P VTTLF_P [,,,,,,,,,0,].0V [,,,0,,,,,,,,,,,,,,,,,,0,,] V [,,,,,,,0].V [,,0,,,,0].VSUS [].0V_PEG V_HV.U/.V/X_.U/.V/X_.VSUS_SM_K.VSUS_SM_K_L 0U/.V/X_.U/0V/X_.VSUS_TX_LVS VTT m V_XF.m.0V_XF R0 0_ U/.V/X_.U/0V/X_ V_SM_K m V_PEG m.u/.v/x_.u/0v/x_ 0U/.V/X_.0V V_TX_LVS m.0v.0v_hv_mh V_HV R V V_HV 0.m 0_ R 0_.U/.V/X_ *0u_.V_.U/0V/X_ V_MI m.u/.v/x_.vsus L uh_00m_ R /F_ 0U/.V/X_ 0U/.V/X_.U/0V/X_.0V_PEG.U/.V/X_.0V L 0_ L uh_00m_ 0U/.V/X_ R0V-0 L 0_ 0U/.V/X_.0V.0V ate: Wednesday, July 0, 00 Sheet of *0U/.V_X.ESR0.VSUS 0 PROJET :EF Quanta omputer Inc. Size ocument Number Rev ustom antiga / Power

10 GT_SM GLK_SM M LK0 M OT[0..] M LK0# M LK M LK# M S#[0..] M Q[0..] M [..0] M QS[0..] M QS#[0..] M M[0..] M WE# M LK M S# M Q[0..] M QS[0..] M LK# M LK0 M QS#[0..] M S#[0..] M M[0..] M RS# M LK0# M KE[0..] M S#[0..] M [..0] M OT[0..] 0.VSMVREF_IM M WE# M S# M RS# M KE[0..] M S#[0..] M LK0# M LK0 M LK# M LK M M M M M M0 M M M M M M M M M M IM_S0 IM_S M M M QS M WE# M S# M RS# M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q0 M Q M Q M Q M Q M Q0 M QS M QS# M QS# M QS#0 M QS# M QS# M QS# M QS# M QS# M QS0 GLK_SM GT_SM M QS M S#0 M S# M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q0 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M QS M QS M QS M S# M S#0 M S# M OT M OT0 M M M M M M 0 M M M 0 M M M M M QS M KE0 M KE M S# M S# M S#0 M LK0 M LK0# M M M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q PM_EXTTS#0 M QS M QS M QS M QS M LK M LK# M M M M0 M M M M M M M M M M M M M WE# M S# M RS# M QS M QS# M QS# M QS# M QS# M QS# M QS#0 M QS# M QS# M M M 0 M M M M M 0 M M M M M M OT0 M OT GLK_SM GT_SM IM_S IM_S0 M S#0 M S# M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M QS0 M QS M QS M KE0 M KE IM_S0 IM_S IM_S0 IM_S M S# [,] M RS# [,] M S#[0..] [,] M WE# [,] M KE[0..] [,] M LK0 [] M LK# [] M LK [] M LK0# [] M OT[0..] [,] M S#[0..] [,] M QS#[0..] [] M M[0..] [] M Q[0..] [] M QS[0..] [] M [..0] [,] M S#[0..] [,] M RS# [,] M S# [,] M WE# [,] M KE[0..] [,] M LK# [] M OT[0..] [,] M LK0 [] M S#[0..] [,] M LK0# [] M LK [] M QS#[0..] [] M QS[0..] [] M Q[0..] [] M [..0] [,] M M[0..] [] GT_SM [,,] GLK_SM [,,] 0.VSMVREF [,] PM_EXTTS#0 [,].VSUS [,,,,,,0] V [,,,,,,,,,,,,,,,,,,,,,0,,] V 0.VSMVREF_IM.VSUS V.VSUS 0.VSMVREF_IM.VSUS V.VSUS 0.VSMVREF_IM V.VSUS 0.VSMVREF_IM V Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET :EF R / IMM ustom 0 Wednesday, July 0, 00 Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET :EF R / IMM ustom 0 Wednesday, July 0, 00 Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET :EF R / IMM ustom 0 Wednesday, July 0, 00 Place these aps near So-imm. SO-IMM YPSS PLEMENT : No Vias etween the Trace of PIN to P. Place these aps near So-imm. Place these aps near So-imm No Vias etween the Trace of PIN to P. SO-IMM YPSS PLEMENT : Place these aps near So-imm. 0 H. SMbus address SMbus address 0 H. 0.U/0V/X_ 0.U/0V/X_.U/0V/X_.U/0V/X_ R0 *0K/F_ R0 *0K/F_ R0 0_ R0 0_ 0.U/0V/X_ 0.U/0V/X_.U/.V/X_.U/.V/X_.U/.V/X_.U/.V/X_.U/.V/X_.U/.V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/.V/X_.U/.V/X_ 00.U/.V/X_ 00.U/.V/X_.U/.V/X_.U/.V/X_.U/0V/X_.U/0V/X_ 0P/0V_ 0P/0V_.U/.V/X_.U/.V/X_ Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q 0 Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q 0 Q Q Q Q Q Q0 Q Q Q 0 Q Q Q Q Q Q Q0 0 Q Q Q N 0 N N N 0 N/TEST M0 0 M M M M 0 M M 0 M QS0 QS QS QS 0 QS QS QS QS K0 0 K0 K K KE0 KE 0 VREF RS 0 S WE 0 S0 0 S S0 S 00 S SL Vspd V0 V V V V V V 0 V V 0 V V0 V VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS 0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS0 0 VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS 0 VSS QS0 QS QS QS QS QS QS QS OT0 OT VSS VSS VSS VSS 0 VSS VSS VSS VSS VSS0 SO-IMM (Rvs) N ONN_R_H SO-IMM (Rvs) N ONN_R_H R 0K_ R 0K_ R0 *0K/F_ R0 *0K/F_ R 0K_ R 0K_.U/.V/X_.U/.V/X_.U/0V/X_.U/0V/X_ R 0K_ R 0K_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_ R 0K_ R 0K_ 0.U/.V/X_ 0.U/.V/X_ 0.U/.V/X_ 0.U/.V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/.V/X_.U/.V/X_.U/.V/X_.U/.V/X_.U/.V/X_.U/.V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_ 0.U/0V/X_ 0.U/0V/X_ Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q 0 Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q 0 Q Q Q Q Q Q0 Q Q Q 0 Q Q Q Q Q Q Q0 0 Q Q Q N 0 N N N 0 N/TEST M0 0 M M M M 0 M M 0 M QS0 QS QS QS 0 QS QS QS QS K0 0 K0 K K KE0 KE 0 VREF RS 0 S WE 0 S0 0 S S0 S 00 S SL Vspd V0 V V V V V V 0 V V 0 V V0 V VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS 0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS0 0 VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS 0 VSS QS0 QS QS QS QS QS QS QS OT0 OT VSS VSS VSS VSS 0 VSS VSS VSS VSS VSS0 SO-IMM (Rvs) N ONN_R_H SO-IMM (Rvs) N ONN_R_H.U/.V/X_.U/.V/X_

11 RII UL HNNEL,. [,,] SMR_VTERM [,,,,0,,,,,,,,,,,,,,,,,0,,] V RII HNNEL RII HNNEL SMR_VTERM SMR_VTERM U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_ 00 0.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_ SMR_VTERM SMR_VTERM.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_ Layout note: Place one cap close to every pullup resistors terminated to SMR_VTERM [,0] M S#0 [,0] M KE [,0] M S#0 [,0] M OT0 [,0] M S# [,0] M WE# [,0] M S# M M M M M M M 0 M M M M M M M M RP RP RP RP RP0 RP0 RP RP RP RP R0 R X X X X X X X X X X./F_./F_ SMR_VTERM V Uninstall [,0] M RS# [,0] M S# [,0] M KE0 [,0] M OT0 [,0] M S# [,0] M S# [,0] M WE# [,0] M S#0 [,0] M RS# [,0] M S#0 [,0] M OT [,0] M S# [,0] M S# [,0] M OT [,0] M KE [,0] M S# [,0] M KE0 M 0 M M M M M M M M M M M 0 M 0 M M RP RP RP RP RP RP RP RP RP RP RP RP RP RP RP RP X X X X X X X X X X X X X X X X SMR_VTERM [,0,] GLK_SM [,0,] GT_SM [,0] PM_EXTTS#0 [] PM_EXTTS# R *0_ GLK_SM GT_SM PM_EXTTS#0 PM_EXTTS#_ U SLK S LERT# OVERT# *LMIMM V XP XN GN R *00_ LM_V *.0U/V_ R_THERM R_THERM Q *MMT0--F M [..0] M [..0] M [..0] [,0] M [..0] [,0] PROJET :EF Quanta omputer Inc. Size ocument Number Rev ustom R / termination ate: Wednesday, July 0, 00 Sheet of

12 VPU VRT R0V-0 U/.V/X_ P/0V/OG_ VPU [,,,,,,,,] VPU [,,,0,,] VRT [,] V [,,,,0,,,,,,,,,,,,,,,,,0,,].V [,,,,,,,0].0V [,,,,,,,,,0,] V_S [,,,] T ONN_RT VPU R R.K_ R K/F_ VRT_ VRT_.K_ R T_OMO_EN# R0 *K/F_ R0 K/F_ 0MIL R0V-0 VRT_REF RT_T_V R R.U/0V/X_ 0MIL VRT_ K/F_ ST H ST O 0K_ R *SHORT P M/F_ G Q MMT0--F [] ITLK 00 EMI added Notice: GPIO is also a strap pin(internal pull up 0k). on't pull -down. [] ST_RXN0 [] ST_RXP0 [] ST_TXN0 [] ST_TXP0 [] ST_RXN [] ST_RXP [] ST_TXN [] ST_TXP 0K/F_ U/.V/X_ V R *SHORT P G V_S.V 0K_ Y XTL_.KHZ P/0V/OG_ R R [] Z_SIN0 T T T T T0 0K_./F_ R _ *0P/0V_.0U/V_.0U/V_.0U/V_.0U/V_ R0 0M_ RT_RST# SRT_RST SM_INTRUER# RT_X RT_X IH_INTVRMEN LN00_SLP IH_GPIO GLN_OMP Z_LK Z_SYN Z_RST# Z_SOUT GPIO T_OMO_EN# ST_LE# ST_TXN0_ ST_TXP0_ ST_TXN_ ST_TXP_ RTX RTX RTRST# F0 SRTRST# INTRUER# INTVRMEN LN00_SLP E GLN_LK LN_RSTSYN F LN_RX0 G LN_RX LN_RX LN_TX0 LN_TX E LN_TX 0 F H_IT_LK H H_SYN E H_RST# F H_SIN0 G H_SIN H H_SIN E H_SIN G G U0 GPIO GLN_OMPI GLN_OMPO H_SOUT G H_OK_EN#/GPIO E H_OK_RST#/GPIO STLE# J ST0RXN H ST0RXP F ST0TXN G ST0TXP H STRXN J STRXP G STTXN F STTXP LOGI-IHM RT LP LN / GLN PU IH ST FWH0/L0 FWH/L FWH/L FWH/L FWH/LFRME# LRQ0# LRQ#/GPIO 0GTE 0M# PRSTP# PSLP# FERR# PUPWRG IGNNE# INIT# INTR RIN# NMI SMI# STPLK# THRMTRIP# TP STRXN STRXP STTXN STTXP STRXN STRXP STTXN STTXP ST_LKN ST_LKP STRIS# STRIS K K L K K J J N J J E J F E G L F F H G G H J G F H J E0 F0 H J LP_LRQ0# IH_RQ# R 0K_ R H_THERMTRIP_R IH_TP 0K_ J ST_RIS_PN H V T T V T R T R./F_ L0 [,] L [,] L [,] L [,] LFRME# [,] GTE0 [] H_0M# [] H_PWRG [] H_IGNNE# [] H_INIT# [] H_INTR [] RIN# [] H_NMI [] H_SMI# [] H_STPLK# []./F_ R *./F_ H_FERR#_R LK_PIE_ST# [] LK_PIE_ST [].0V.0V R *./F_ R./F_ R Z_RST# R _ Z_SOUT R _ Z_SYN R _ ITLK H_PRSTP# [,,] H_PSLP# []./F_.0V PM_THRMTRIP# [,] R./F_ H_FERR# [] Z_RST#_UIO [] Z_SOUT_UIO [] Z_SYN_UIO [] S Strap IH-M Internal VR Enable strap (Internal VR for Vccsus_0,VccSus_ and VccL_) IH-M LN00_SLP Strap (Internal VR for VccLN_0 and VccL.0) XOR hain Entrance Strap IH_TP H_SOUT escription 0 0 RSV 0 Enter XOR hain IH oot IOS select STRP PI_GNT0# SPI_S# SPI 0 PI 0 LP (default) No Reboot Strap Z_SPKR V Low: efault Hi: No reboot R *._ for EMI *0P/0V_ LOSE OE *0P/0V_ 0 *0P/0V_ Low = Internal VR disable INTVRMEN High = Internal VR enable(efault) VRT R K/F_ IH_INTVRMEN LN00_SLP VRT Low = Internal VR disable High = Internal VR enable(efault) R K/F_ LN00_SLP 0 Normal opration(efault) Set PIE port config bit V R *K/F_ Z_SOUT IH_TP [] *K/F_ R GNT0# [] *K/F_ R SPI_S#_R [] swap override strap Low = swap override enabled PI_GNT# Hi = efault *K/F_ R GNT# [] R *K/F_ Z_SPKR [,] TPM physical presence IH_GPIO Low: efault V_S R *0_ R *0_ R R *0K_ *K/F_ R 00K/F_ IH_GPIO [] PROJET :EF Quanta omputer Inc. Size ocument Number Rev ustom IH-M / Host ate: Wednesday, July 0, 00 Sheet of

13 [,,,,,,,0] [,,,,0,,,,,,,,,,,,,,,,,0,,] [,,,].V V V_S EXPRESS R (NEW R) MINI R PI-E(WLN) PIE-LN [] PIE_RXN [] PIE_RXP [] PIE_TXN [] PIE_TXP [] PIE_RXN0 [] PIE_RXP0 [] PIE_TXN0 [] PIE_TXP0 [] PIE_RXN_LN [] PIE_RXP_LN [] PIE_TXN_LN [] PIE_TXP_LN [] SPI_S#_R 0 T T T0 T U0 N PERN N PERP P PETN P PETP PIE_RXN L PIE_RXP PERN L.U/0V/X_ PIE_TXN_ PERP M.U/0V/X_ PIE_TXP_ PETN M PETP PIE_RXN0 G PIE_RXP0 G.U/0V/X_ PIE_TXN0_ H.U/0V/X_ PIE_TXP0_ H J PERN J PERP K PETN K PETP PERN PERP PETN PETP MI0RXN MI0RXP MI0TXN MI0TXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP E PERN MI_LKN E PERP MI_LKP F PETN F PETP MI_ZOMP MI_IROMP PERN/GLN_RXN.U/0V/X_ PIE_TXN_ PERP/GLN_RXP USP0N.U/0V/X_ PIE_TXP_ PETN/GLN_TXN USP0P PETP/GLN_TXP USPN SPI_LK_R USPP T SPI_S#0_R SPI_LK USPN T SPI_S0# USPP F SPI_S#/GPIO/LGPIO USPN SPI_MOSI USPP T0 SPI_MISO SPI_MOSI SPI USPN T E SPI_MISO USPP US_O#0 USPN [] US_O#0 N US_O# O0#/GPIO USPP N US_O# O#/GPIO0 USPN N USPWR_EN# O#/GPIO US USPP [] USPWR_EN# P US_O# O#/GPIO USPN M US_O# O#/GPIO USPP N US_O# O#/GPIO USPN M USPWR_EN# O#/GPIO0 USPP [] USPWR_EN# M US_O# O#/GPIO USPN [] US_O# N US_O# O#/GPIO USPP [] US_O# N US_O#0 O#/GPIO USP0N P USPWR_EN# O0#/GPIO USP0P [] USPWR_EN# P O#/GPIO USPN USRIS_PN USPP G USRIS G USRIS# LOGI-IHM PI-Express irect Media Interface V V U U Y Y W W T T F F W W Y Y W W V V U U U U MI_RXN0 [] MI_RXP0 [] MI_TXN0 [] MI_TXP0 [] MI_RXN [] MI_RXP [] MI_TXN [] MI_TXP [] MI_RXN [] MI_RXP [] MI_TXN [] MI_TXP [] MI_RXN [] MI_RXP [] MI_TXN [] MI_TXP [] LK_PIE_IH# [] LK_PIE_IH [] MI_IROMP_R USP0- [] USP0 [] USP- [] USP [] USP- [] USP [] USP- [] USP [] USP- [] USP [] USP- [] USP [] USP- [] USP [] USP0- [] USP0 [].V US onnector ard Reader Webcam LUETOOTH NEW R US onnector US onnector WLN Min-ard R./F_ V V V V_S LOK# IRY# PERR# INT# REQ# STOP# TRY# INT# INTH# SERR# INT# INTF# US_O# US_O# USPWR_EN# US_O#0 US_O# USPWR_EN# US_O# US_O# PI_PME# RP.KX RP.KX RP0.KX RP.KX R0 R0 R R R.K_.K_.K_.K_ *0K_ V INTE# INTG# INT# REQ0# V REQ# EVSEL# FRME# REQ# V V_S US_O# US_O#0 US_O# USPWR_EN# V_S R0./F_ / elete HP ROM block PI EVIES IRQ ROUTING EVIE ISEL # REQ/GNT # PI_INT ardus/ /ard Reader 0 E,F INT# INT# INT# INT# U0 0 E E E0 G 0 F F E F0 0 F 0 F F G H G H G 0 H J PIRQ# E PIRQ# J PIRQ# PIRQ# PI REQ0# GNT0# REQ#/GPIO0 GNT#/GPIO REQ#/GPIO GNT#/GPIO REQ#/GPIO GNT#/GPIO /E0# /E# /E# /E# IRY# PR PIRST# EVSEL# PERR# PLOK# SERR# STOP# TRY# FRME# PLTRST# PILK PME# Interrupt I/F LOGI-IHM PIRQE#/GPIO PIRQF#/GPIO PIRQG#/GPIO PIRQH#/GPIO F G F F E F E R E J F R H K F G REQ0# GNT0# REQ# GNT# REQ# GNT# REQ# GNT# IRY# PIRST# EVSEL# PERR# LOK# SERR# STOP# TRY# FRME# PLT_RST-R# PI_PME# INTE# INTF# INTG# INTH# T GNT0# [] T0 GNT# [] T PLT_RST-R# [] PLK_IH [] Notice: GPIO,, signal has a week internal pull-up 0k for functional strap.on't pull-down. R 00K_ U *MVHG0FTG PLT_RST-R# V R 0_ *.U/0V_ R *00K_ PLTRST# [,] PROJET :EF Quanta omputer Inc. Size ocument Number Rev ustom IH-M / PIE ate: Wednesday, July 0, 00 Sheet of

14 [,,,,,,,,0] [,,,,0,,,,,,,,,,,,,,,,,0,,] [,,,] [,,,,].V V V_S VSUS V_S Notice: GPIO0 signal should not be pulled high for functional strap(internal pull down 0k). Notice: GPIO is also a strap pin(internal pull up 0k). on't pull-down. 0 onnect GPIO R to MER power ON in Ver. [] PLK_SM [] PT_SM T [] SYS_RST# [] PM_SYN# [] PM_STPPI# [] PM_STPPU# [] LKRUN# [,] PIE_WKE# [] SERIRQ [] PM_THRM# [] KSMI# [] SI# [] L_K_OFF [,] WLN_OFF# [] MER_ON# [] IH_GPIO [,] Z_SPKR [] MH_IH_SYN# [] IH_TP V T T T T T T T0 U0 PLK_SM G PT_SM SMLK SM_LINK_LERT# SMT E SM_LK_ME LINKLERT#/GPIO0/LGPIO SM_T_ME SMLINK0 SMLINK PM_RI# LP_P# SYS_RST# SM_LERT# LKRUN# PIE_WKE# SERIRQ PM_THRM# VR_PWRGO_LKEN IH_TP IH_GPIO R 0_ IH_GPIO IH_GPIO T IH_GPIO T IH_GPIO T T T T IH_TP IH_TP IH_TP IH_TP0 F R SUS_STT#/LPP# G SYS_RESET# M IH_GPIO G KSMI# H SI# G SWI# LN_PHYP ENERGY_E OR_I0 E IH_GPIO K F OR_I J WN_OFF# L E G F H PMSYN#/GPIO0 SMLERT#/GPIO STP_PI# E STP_PU# L LKRUN# E0 WKE# M SERIRQ J THRM# 0 RI# VRMPWRG TP GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO0 SLOK/GPIO GPIO GPIO STLKREQ#/GPIO SLO/GPIO STOUT0/GPIO STOUT/GPIO GPIO GPIO/LGPIO M SPKR J MH_SYN# TP H0 TP J0 TP J TP0 LOGI-IHM SM ST GPIO locks SYS GPIO Power MGT MIS GPIO ontroller Link ST0GP/GPIO STGP/GPIO STGP/GPIO STGP/GPIO LK LK SUSLK SLP_S# SLP_S# SLP_S# S_STTE#/GPIO PWROK PRSLPVR/GPIO TLOW# PWRTN# LN_RST# RSMRST# K_PWRG LPWROK SLP_M# L_LK0 L_LK L_T0 L_T L_VREF0 L_VREF L_RST0# L_RST# MEM_LE/GPIO GPIO0/SUS_PWR_K GPIO/_PRESENT WOL_EN/GPIO H OR_I F OR_I E OR_I 0 OR_I H F P E G 0 G0 M R 0 R R F F F 0 SUSLK SLP_S# S_STTE# PM_IH_PWROK PM_TLOW# NSWON# IH_LN_RST# RSMRST# EPWROK IH_SLP_M# L_VREF0_IH L_VREF_IH T_ON# SUS_PWR_K _PRESENT IH_WOL_EN T T T R 0_ T T0 R LK_M_IH [] LK_M_US [] SUS# [] SUS# [] PRSLPVR [,] L_LK0 [] L_LK [] L_T0 [] L_T [] NSWON# [] RSMRST# [] K_PWG [] L_RST#0 [] L_RST# [] T_ON# [] *.U/0V_ 00K_ R *.K/F_ R0 */F_ V_S V 0.0V.U/0V/X_ R.K/F_ R /F_ SWI# PM_RI# SM_LK_ME SM_T_ME NSWON# PLK_SM PT_SM SM_LERT# PIE_WKE# PM_TLOW# R R R0 R R R R R R R SM_LINK_LERT# R SYS_RST# IH_TP R R PM_THRM# SERIRQ LKRUN# R R R0 KSMI# R SI# R IH_GPIO R IH_GPIO R SUS_PWR_K R RSMRST# R 0K_ 0K_ 0K_ 0K_ 0K_.K_.K_ 0K_ 0K_.K_ 0K_ 0K_ *0K_.K_ 0K_.K_ 0K_ 0K_ 0K_ 0K_ 0K_ 0K_ V PR K/F_ VR_PWRGO_LKEN [] VR_PWRG_K0# [,] ELY_VR_PWRGOO [,] EPWROK Q N00 R 00K_ V VSUS 0.U/0V/X_ R *K/F_ U MVHG0FTG PM_IH_PWROK EPWROK R 0K_ R *0_ V R R0 R R R R 0K_ 0K_ 0K_ *0K_ *0K_ *0K_ OR_I0 OR_I OR_I OR_I OR_I OR_I OR_I0 OR_I OR_I R R R R R R *0K_ *0K_ *0K_ 0K_ 0K_ 0K_ OR_I0 [] OR_I [] OR_I [] 00 efine I for Ver. oard I For Function 0 I0, GPIO amera attached amera N<efault> I, GPIO I, GPIO I I I UXG support EF Keyboard efault efault efault XG support<efault> EF Keyboard<efault> E GPE Pin EF Keyboard EF Keyboard amera HW detection XG/UXG selection EF/EF keyboard selection 0 Modify I for leakage concern in Ver. PROJET :EF Quanta omputer Inc. Size ocument Number Rev ustom IH-M / GPIO ate: Wednesday, July 0, 00 Sheet of

15 V_VPORE_IH VREF V_L_IH TP_VSUS_0_IH_ VS_S_.0V_L_INT_IH.0V_LN_IH TP_VSUS IH_.V_IH_VMIPLL VREF_SUS VS_S_.V_IH_GLNPLL.VSUS_INT_IH V_PI_IH.0V_PU_IO.V_PLL_IH V_MI_IH V_ST_IH V_GLN_IH.V_VH TP_VSUS_0_IH_ V_VPUX.V_PIE_IH.V_ST_IH.V_US_IH VSUS_H.V_L_INT_IH.0V_IH_MI.V_PIE_IH V [,,,,0,,,,,,,,,,,,,,,,,0,,].V [,,,,,,,0] V_S [,,,] V_S [] VRT [,] V [,,0,,,,,,].0V [,,,,,,,,,0,].0V.0V V_S V VRT V_S V_S V.0V V.V V V.V V.V.V.V V V_S Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET :EF IH-M / Power ustom Tuesday, July 0, 00 Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET :EF IH-M / Power ustom Tuesday, July 0, 00 Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET :EF IH-M / Power ustom Tuesday, July 0, 00 VREF m VREF_SUS m V_ m VSTPLL m V. VUSPLL m V. VLN_ m VGLNPLL m VGLN_ 0m VGLN_ m V_0. VMIPLL m VMI m V_PU_IO m V_ 0m VH m VSUSH m VSUS_ m VL_ m.u/0v/x_.u/0v/x_ R 0_ R 0_ R 00/F_ R 00/F_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_ T T VREF VREF_SUS E V [0] V [0] V [0] V [0] V [0] V [0] V [0] V [0] V [0] E V [0] E V [] E V [] E V [] E V [] F V [] G V [] H V [] H V [] J V [] J V [0] K V [] K V [] L V [] L V [] L V [] M V [] M V [] N V [] N V [] N V [0] P V [] P V [] R V [] R V [] R V [] R V [] T V [] T V [] T V [] T V [0] U V_[0] G VMIPLL R V [0] V [0] V [0] V [0] E V [0] F VSTPLL J V_[0] J V [0] V [0] VUSPLL J VLN_0[] 0 VLN_0[] V_0[0] V_0[0] V_0[0] V_0[0] V_0[0] E V_0[0] F V_0[0] L V_0[0] L V_0[0] L V_0[0] L V_0[] L V_0[] L V_0[] M V_0[] M V_0[] P V_0[] P V_0[] T V_0[] T V_0[] U V_0[0] U VLN_[] VLN_[] VH J VSUSH J V_PU_IO[] V_PU_IO[] V_[0] F V_[0] G V_[] G V_[] J V_[] J V_[] K VRT VSUS_[0] VSUS_[0] VSUS_[0] VSUS_[0] E VSUS_[0] T VSUS_[0] T VSUS_[0] T VSUS_[0] T VSUS_[0] T VSUS_[] T VSUS_[] U VSUS_[] U VSUS_[] V VSUS_[] V VSUS_[] W VSUS_[] W V [] G0 VSUS_0[] VSUS_0[] F V [] G V [] V [] V [] V [] VSUS_[0] F V_[0] V [] V_0[] V V_0[] V V_0[] V V_0[] V V_0[] V V_0[] V VGLN_[] E VGLN_[] VGLN_[] E VGLN_[] VGLN_ VGLNPLL V_[0] VSUS_[] Y VSUS_[] VSUS_[] F V_MI[] Y V_MI[] W VL_0 G VL_[] VL_[] VL_ G V [] W V [] V V [] U V [] W V [] U V [] V V [] K V [] Y V [] Y V [0] G V [0] H V [0] J V [] E V [] F VSUS_[] Y V_[0] F0 V_[0] G V_[0] 0 V_[0] 0 V [0] V [] G0 V [] V [] V [] V [] J0 V [] H0 V [] G V [] V [] V [0] VSUS_[0] T ORE VGP TX RX US ORE PI GLN POWER VP_ORE VPSUS VPUS U0F LOGI-IHM ORE VGP TX RX US ORE PI GLN POWER VP_ORE VPSUS VPUS U0F LOGI-IHM U/.V/X_ U/.V/X_.U/0V/X_.U/0V/X_ VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] 0 VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] E VSS[0] E VSS[0] E VSS[0] E VSS[0] E VSS[0] E VSS[0] E0 VSS[0] E VSS[0] E VSS[0] E VSS[00] E VSS[0] E VSS[0] F VSS[0] F VSS[0] F VSS[0] F VSS[0] H VSS[0] F VSS[0] F VSS[0] F VSS[00] F VSS[0] F VSS[0] G VSS[0] G VSS[0] G VSS[0] G0 VSS[0] G VSS[0] G VSS[0] G VSS[0] G VSS[00] H VSS[0] H VSS[0] H VSS[0] H VSS[0] H VSS[0] H VSS[0] H VSS[0] H VSS[0] H VSS[0] H VSS[00] J VSS[0] J VSS[0] J VSS[0] J VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] 0 VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] E VSS[0] E VSS[0] E VSS[0] E VSS[0] E VSS[0] E VSS[00] E VSS[0] E VSS[0] F VSS[0] F VSS[0] F VSS[0] G VSS[0] G VSS[0] G VSS[0] G VSS[00] G VSS[0] G VSS[0] G VSS[0] H VSS[0] H VSS[0] H VSS[0] H VSS[0] H VSS[0] J VSS[0] J VSS[0] J VSS[] VSS[] K VSS[] K VSS[] L VSS[] L VSS[] L VSS[] L VSS[] L VSS[] L VSS[0] L VSS[] M VSS[] M VSS[] M VSS[] M VSS[] M VSS[] M VSS[] M VSS[] M VSS[] M VSS[0] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[] N VSS[0] P VSS[] P VSS[] P VSS[] P VSS[] P VSS[] P VSS[] P VSS[] P VSS[] P VSS[] P VSS[0] P VSS[] P VSS[] R VSS[] R VSS[] R VSS[] R VSS[] R VSS[] R VSS[] R VSS[] R VSS[0] R VSS[] T VSS[] T VSS[] T VSS[] T VSS[] T VSS[] T VSS[] T VSS[] U VSS[0] U VSS[] U VSS[] U VSS[] U VSS[] U VSS[] VSS[] U VSS[] U VSS[] U VSS_NTF[0] VSS_NTF[0] VSS_NTF[0] VSS_NTF[0] VSS_NTF[0] H VSS_NTF[0] H VSS_NTF[0] J VSS_NTF[0] J VSS_NTF[0] J VSS_NTF[0] J VSS_NTF[] VSS_NTF[] VSS[] V VSS[0] V VSS[] V VSS[] V VSS[] V VSS[0] G VSS[] V VSS[] V VSS[] V VSS[] W VSS[] W VSS[] W VSS[0] Y VSS[] Y VSS[] Y VSS[] Y VSS[] Y VSS[] G VSS[] H VSS[] F VSS[] VSS[] U0E LOGI-IHM U0E LOGI-IHM 0.0U/V_ 0.0U/V_ R 0_ R 0_.0U/V_.0U/V_.U/0V/X_.U/0V/X_.U/.V/X_.U/.V/X_ 0.U/0V/X_ 0.U/0V/X_ 0U/.V/X_ 0U/.V/X_.U/.V/X_.U/.V/X_ R 0_ R 0_ L0 uh_00m_ L0 uh_00m_ U/0V/X_ U/0V/X_ R 0_ R 0_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_ 0.U/0V/X_ 0.U/0V/X_ U/.V/X_ U/.V/X_ U/.V/X_ U/.V/X_ T T R0V-0 R0V-0.0U/V_.0U/V_ R 0_ R 0_ 0U/.V/X_ 0U/.V/X_ R 0_ R 0_ R *0_ R *0_.U/0V/X_.U/0V/X_ R 00/F_ R 00/F_ L H0KF-T_. L H0KF-T_..U/0V/X_.U/0V/X_ R0 0_ R0 0_ U/.V/X_ U/.V/X_ L0 0uH_00M_ L0 0uH_00M_.U/0V/X_.U/0V/X_.U/.V/X_.U/.V/X_ 0U/.V/X_ 0U/.V/X_.U/0V/X_.U/0V/X_ U/.V/X_ U/.V/X_ R 0_ R 0_.U/.V/X_.U/.V/X_ R0V-0 R0V-0 0.U/0V/X_ 0.U/0V/X_ R 0_ R 0_.U/0V/X_.U/0V/X_ R 0_ R 0_ R 0_ R 0_.U/0V/X_.U/0V/X_ 0.U/0V/X_ 0.U/0V/X_.U/.V/X_.U/.V/X_ R0 0_ R0 0_ 0U/.V/X_ 0U/.V/X_ L H0KF-T_. L H0KF-T_. *0U/.V_ *0U/.V_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_ R 0_ R 0_.U/0V/X_.U/0V/X_.U/0V/X_.U/0V/X_ U/.V/X_ U/.V/X_ L uh_00m_ L uh_00m_.u/0v/x_.u/0v/x_ R 0_ R 0_ 0.U/0V/X_ 0.U/0V/X_ T T 0.U/0V/X_ 0.U/0V/X_

16 [,,0,,,,,,] [,,,,0,,,,,,,,,,,,,,,,,0,,] V V RT PORT VRT [] RT_R_ON [] RT_G_ON [] RT ON [] HSYN [] VSYN [] RTLK [] RTT RT_R_ON RT_G_ON RT ON HSYN VSYN RTLK RTT del VG RT Mika 00/0/0 RT_R_ON RT_G_ON RT ON R 0/F_ R 0/F_ R 0/F_ V.P/0V/OG_.P/0V/OG_ L0 L L.P/0V/OG_ R0V-0 F FUSE V_POLY V LM0SN_0. RT_R LM0SN_0. RT_G LM0SN_0. RT_.P/0V/OG_.P/0V/OG_ RT_V_R T.P/0V/OG_.U/0V/X_ 0 N ONN_RT.U/0V/X_ U VSYN V HTGH RTVSYN RTHSYN L L LMGSN_0. LMGSN_0. RTVSYN RTHSYN *H0UPT RT_R U *0P/0V_ *0P/0V_ *H0UPT RT_G HSYN HTGH VRT V *H0UPT 0 *H0UPT *H0UPT *H0UPT RT_ RTVSYN RTHSYN LK RTLK RTT R.K_ V R.K_ V Q N00K-T-E Q N00K-T-E R.K_ R.K_ LK T R 0_ R 0_ LK T *0P/0V_ 0 *0P/0V_ *H0UPT T PROJET :EF Quanta omputer Inc. Size ocument Number Rev ustom onn-rt ate: Tuesday, July 0, 00 Sheet of

17 LVS del VG LVS Mika 00/0/0 [,,,0,] VSUS [,,,,0,,,,,,,,,,,,,,,,,0,,] V [0,,,] V [,,,,,,,,] VPU [,,0,,] VIN [,,,0,,,,,,] V TXLOUT0 TXLOUT0- TXLLKOUT TXLLKOUT- TXLOUT TXLOUT- [] TXUOUT [] TXUOUT- [] TXUOUT0 [] TXUOUT0- [] TXUOUT [] TXUOUT- TXUOUT- TXUOUT [] TXLLKOUT [] TXLLKOUT- [] TXLOUT [] TXLOUT- [] TXLOUT [] TXLOUT- [] TXLOUT0 [] TXLOUT0- [] TXULKOUT [] TXULKOUT- TXUOUT TXUOUT- TXUOUT0 TXUOUT0- VIN R 0_.U/0V_.U/0V_ VIN_LIGHT V [] OR_I 00 onnect H: for WUXG 0 Modify Pin for XG/UXG selection in Ver. Pin 0=UXG, =XG (efault high in IH GPIO page) 0U/V/XS_ P/0V_ TXULKOUT- TXULKOUT TXUOUT0- TXUOUT0 TXLOUT TXLOUT- TXLLKOUT- TXLLKOUT TXLOUT0- TXLOUT ISPON L_EIT L_EILK VJ_PWM TXUOUT- TXUOUT TXLOUT- TXLOUT TXULKOUT TXULKOUT- TXUOUT TXUOUT- TXLOUT- TXLOUT LV 0 Mount in Ver. N ONN_L PNEL V ONTROL V V VSUS LONG R 0K_.0U/V_ Q O0.U/0V/X_ LV del VG EI I Mika 00/0/0 del VG LVS_IGON Mika 00/0/0 [] INT_ISP_ON R 00K_ Q PTEU R0 00K_ Q N00 LON# LISHG R _ Q N00 0U/.V/X_.U/0V/X_ V R0.K_ L_EILK V L_EILK [] acklight ontrol R.K_ L_EIT L_EIT [] VPU R 00K_ [,] LI# R0V-0 R0V-0 ISPON [] RIGHT_PWM [] INT_PST_PWM R *0_ R 0_ VJ_PWM del VG LVS_LON Mika 00/0/0.U/0V/X_ R 00K_ *P/0V_ *P/0V_ [] INT_LVS_LON R K/F_ L_OFF R 00K_ Q PTEU L_K_OFF [] PROJET :EF Quanta omputer Inc. Size ocument Number Rev ustom onn-l & LI ate: Wednesday, July 0, 00 Sheet of

FP7 (CULV) BLOCK DIAGRAM

FP7 (CULV) BLOCK DIAGRAM FP (ULV) LOK IGRM P STK UP 0 L HI TOP GN IN IN V OT PU SU00 eleron FS /00/0 P (G) 0W PGE,, PU THERML SENSOR PGE LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# LK_PIE_VG,LK_PIE_VG#.MHz LOK GEN RTMN-0-V-GRT PGE RIII-on

More information

Z06 SYSTEM BLOCK DIAGRAM

Z06 SYSTEM BLOCK DIAGRAM OM MRK IV@: INT VG EV@: STUFF FOR EXT VG SP@: STUFF FOR UM or VG X'TL.MHz LOK GENERTOR IS: SELGO: SLGSPTTR RII SO-IMM 0 SO-IMM P Z0 SYSTEM LOK IGRM P ual hannel R /00 MHz Penryn ufpg N antiga P, P FS /00/0

More information

TE1 Block Diagram. Intel. Merom (35W) FSB(667/800MHZ) Page 18 CRT. PCI-E 16X Lan. Crestline GM 533/ 667 MHZ DDR II. Page 5,7,8,9,10,11.

TE1 Block Diagram. Intel. Merom (35W) FSB(667/800MHZ) Page 18 CRT. PCI-E 16X Lan. Crestline GM 533/ 667 MHZ DDR II. Page 5,7,8,9,10,11. P STK UP TE lock iagram LYER : TOP LYER : S LYER : IN LYER : V LYER : IN LYER : IN LYER : S LYER : OT V_ORE HMI Page LE PNEL Page HMI RT Page 0 Transmitter Sil Page L PNEL Page LE river I Page zalia SVO

More information

Penryn 479 ufcpga. NB Cantiga

Penryn 479 ufcpga. NB Cantiga OM MRK IV@: INT VG EV@: STUFF FOR EXT VG SP@: STUFF FOR UM or VG X'TL.MHz LOK GENERTOR IS: SELGO: SLGSPTTR RII SO-IMM SO-IMM P P ual hannel R / MHz Penryn ufpg N antiga FS / MHz P, P, P, P, P, P, P P,

More information

P STK UP LYER : TOP LS lock iagram LYER : S LYER : IN LYER : IN LYER : V LYER : OT V_ORE +.V +.V +.V +.VSUS +VPU +V_S +VSUS +V +VPU +V_S +V SMR_VTERM SMR_VREF HMI Page TV-OUT Page RT Page L(WXG+.W) Page

More information

Penryn / Cantiga / ICH9-M

Penryn / Cantiga / ICH9-M PU THERML SENSOR.V PG RII-SOIMM RII-SOIMM 0.V_R_VTT.V_SUS.V V_R_MH_REF PG, Web am on L US V luetooth US V_SUS US PORT X US0~, V_SUS Fingerprint US O(fixed) V Internal H V.V PG PG PG PG PG PG HP SPI FLSH

More information

VM9M Block Diagram Intel UMA

VM9M Block Diagram Intel UMA hexainf@hotmail.com GRTIS - FOR FREE lock iagram Intel UM VER : F POWER /TT ONNETOR PG TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V PG PG Penryn ( Micro-FPG) PG, 00/0 MHz antiga FN & THERML EM--IZL-TR

More information

CPU Intel Penryn (Socket P) 3,4. FSB 800/1067 MHz. Cantiga GM LVDS. Panel CRT VGA. x4 DMI. 34 x 34mm 1329 FCBGA HDMI 10~15 DMI X4.

CPU Intel Penryn (Socket P) 3,4. FSB 800/1067 MHz. Cantiga GM LVDS. Panel CRT VGA. x4 DMI. 34 x 34mm 1329 FCBGA HDMI 10~15 DMI X4. NOTE " UM lock iagram 00/0/ PU Intel Penryn (Socket P), FS 00/0 MHz Thermal Sensor G0 FN 0 0 LOK GEN. ISLPRSGLFT RII SOIMM, RII antiga GM x MI LVS VG Panel RT RII SOIMM, RII x mm FG HMI LEVEL SHIFTER PERIOM

More information

VER : 3A. Thermal Sensor & Fan P37 LVDS. E-switch PI2PCIE412-DZHE LVDS MXM III-NB8E (GT/SE/GLM) VRAM 256M VRAM 512M P18 HDMI HDMI P19 P17 SPDIF_MXM

VER : 3A. Thermal Sensor & Fan P37 LVDS. E-switch PI2PCIE412-DZHE LVDS MXM III-NB8E (GT/SE/GLM) VRAM 256M VRAM 512M P18 HDMI HDMI P19 P17 SPDIF_MXM Module Y Mini PI (for ebug) P H / O (ST) P P X'TL.MHz LOK GENERTOR YLFXT RII SO-IMM RII SO-IMM P H (ST) P H / O (PT) P P in ard Reader ontroller R P,P in ard Reader connector P ST ST PT PI us MX(Maddog.)

More information

Sapporo 1.0 BLOCK DIAGRAM

Sapporo 1.0 BLOCK DIAGRAM PU ORE.V/.V /.V/.VM VPU/VPU Sapporo. LOK IGRM P P P Merom Pins (Micro-FG) P,P PU Thermal Sensor MX P.MHz lock Generator K P.V/SMR_VTERM/SMR_VREFP TT HRGER MX/ ISHRGE VM_LN_SW/V_S/V_K/VSUS/V P V/VSUS P

More information

Quanta Computer Inc. REV 3A PROJECT : ZO1 COVER SHEET 1 OF 1 PROJECT LEADER: JIM HSU DOCUMENT NO: 204 DATE :2007/04/14 MB ASSY'S P/N : 31Z01MB00XX

Quanta Computer Inc. REV 3A PROJECT : ZO1 COVER SHEET 1 OF 1 PROJECT LEADER: JIM HSU DOCUMENT NO: 204 DATE :2007/04/14 MB ASSY'S P/N : 31Z01MB00XX MOEL: Z0 Motheroard REV: HNGE LIST: FIRST RELESE PGE0.. R,, MOIFY to EP P/N:SF PGE0.. STUFF HOLE P/N:FZ00000,. STUFF HOLE,, P/N:FE000,. STUFF HOLE P/N:FZ00000 PGE0.. STUFF HOLE, P/N:FZ00000,. STUFF HOLE

More information

Merom / Crestline / ICH8-M

Merom / Crestline / ICH8-M VI ocking(rq) US (US) X LN 0/00/G MOEM udio/spdif JK RT/S-Video Parallel/Serial Port VI Port PS Port * attery harger VI / 0 hrontel PG US PORT X US0~ PG US~ PG Modularity PT O/H UX attery PG PG 0 SVO RII-SOIMM

More information

FAN & THERMAL SMSC1423 PG 39 CLOCK SLG8SP513V (QFN-64) PG 17 LVDS. DP Port VGA. USB2.0 x 3. PCIEx1. PCIEx1 USB2.0. PCIEx2 USB2.0. PCIEx1 USB2.

FAN & THERMAL SMSC1423 PG 39 CLOCK SLG8SP513V (QFN-64) PG 17 LVDS. DP Port VGA. USB2.0 x 3. PCIEx1. PCIEx1 USB2.0. PCIEx2 USB2.0. PCIEx1 USB2. ELL *FM M/ P_N FM Hanks Intel UM VER : PW: WJ PW: M PW: WJ POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V / MHZ R II / MHZ R II ST-O PG

More information

ZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga

ZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga TVOUT TFT L Panel." WSXG+ X'TL M VI RT luetooth US US P P P P P amera Module(.M) P in ardreader (SMS ) P US US Port x US0~ P VI TVout LVS VG Media-ay O/nd H/nd attery P X'TL.MHZ lock Generator H IS0GLF

More information

CPU Thermal Sensor GMT781-1 EXT.CLOCK GEN ICS954226AG-T. 533 MHZ Memory Dual channel DDR II CHANNEL A DDR II CHANNEL B 1X PCI-E<PORT1> 2.

CPU Thermal Sensor GMT781-1 EXT.CLOCK GEN ICS954226AG-T. 533 MHZ Memory Dual channel DDR II CHANNEL A DDR II CHANNEL B 1X PCI-E<PORT1> 2. NRL lok IGRM PU YONH/MERON eleron u-fpg PIN PU Thermal Sensor GMT- EXT.LOK GEN ISG-T attery In / & harge FS RT x -SU -Pin L " Square XG RT Hx LVS MHZ N LISTOG GML R II HNNEL R II HNNEL MHZ MHZ Memory ual

More information

ZH2 Block Diagram. Yonah/Merom INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 533/667 MHz SDVO CALISTOGA-GM 1466 FCBGA TVOUT RGB. Page : 6 ~ 11 DMI I/F

ZH2 Block Diagram. Yonah/Merom INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 533/667 MHz SDVO CALISTOGA-GM 1466 FCBGA TVOUT RGB. Page : 6 ~ 11 DMI I/F LOK GEN IS0G V /.V / 0V Page :.V / 0.V /.V Page :.V /.0V Page : Page : Page : Page : PU ORE TTERY HRGER HOST MHz/MHz PI-E 00MHz VG MHz US MHz PI MHz REF MHz VPU V_PU V_S V_S VSUS VSUS V V 0V.VSUS.V 0.VSUS

More information

FM6B Hepburn Intel UMA

FM6B Hepburn Intel UMA FM Hepburn Intel UM VER : POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V MHZ R II MHZ R II ST-O PG PG PG PG ST Merom or Penryn ( Micro-FPG)

More information

Merom. Page 3,4 HOST. 667/800MHz NORTH BRIDGE INTEL. Crestline. Page 5 ~ 10. DMI Interface SOUTH BRIDGE INTEL ICH8-M.

Merom. Page 3,4 HOST. 667/800MHz NORTH BRIDGE INTEL. Crestline. Page 5 ~ 10. DMI Interface SOUTH BRIDGE INTEL ICH8-M. MS- VER :.0 0 : LOK IRM 0 : PLTFORM 0 : Merom- (HOST US) 0 : Merom- (POWER/N) 0 : RESTLINE- (HOST US) 0 : RESTLINE- (MI/V) 0 : RESTLINE- (R) LVS 0 : RESTLINE- (POWER-) Page 0 : RESTLINE- (POWER-) 0 : RESTLINE-

More information

A8E/A8S Merom/GM965/PM965 BLOCK DIAGRAM CPU ... MEROM. 3,4 HOST BUS CRESTLINE GM965/PM965 11~15 X4 DMI PCI EXPRESS X1 3 3 SYSTEM

A8E/A8S Merom/GM965/PM965 BLOCK DIAGRAM CPU ... MEROM.  3,4 HOST BUS CRESTLINE GM965/PM965 11~15 X4 DMI PCI EXPRESS X1 3 3 SYSTEM E/S Merom/GM/PM LOK IGRM E Sub block iagram / OM option VI ual H. HOST US RT & TV ON LVS & INV ON VORE R SRM /MHz SYSTEM.VS &.0VS R & VTT +VO & +.VS HRGER PI ETET PROTET LO SWITH FLOWHRT VG ON US x /T

More information

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM TS: MEROM/-PM/IH-M/NM-SE LOK IRM LOK EN. ISLPRLF-T R VRM*(X) Merom PE ufp FN Thermal sensor F PE PE,, PE FS 00 MHz LVS nvii NM-SE PE RT PE POWER RESTLINE PM PIE * PE ~ R-II SO-IMM R MHz VORE PE 0 SYSTEM

More information

FM6 Hepburn Intel Discrete GFX

FM6 Hepburn Intel Discrete GFX FM Hepburn Intel iscrete GFX VER : POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V MHZ R II MHZ R II ST-O PG PG PG PG ST Merom or Penryn

More information

Intel PENRYN ufcpga SB ICH9M

Intel PENRYN ufcpga SB ICH9M V_RE P/ lock iagram +.V +.V +.V +.VSUS +.V +VPU +V_S +VSUS +V +VPU +V_S +V +SMR_VTERM +SMR_VREF INT MI Page RT Page L PNEL Page ST - H Page ST - Page est Page ST ST ST RT LVS Intel PENRYN ufpg N NTIG MI(x/x)

More information

MODEL REV CHANGE LIST ZL9. Preliminary Release

MODEL REV CHANGE LIST ZL9. Preliminary Release E MOEL REV HNGE LIST ZL Preliminary Release Page : dd.pf for Signal quanlity Page : dd R0 0om for UM. Page : seprate STLE# for IE interrupt. Page :add R 0ohm for M-T. Page : enlarge H,H to mm for VG sink

More information

POWER VGA DC/DC CPU VR PG 51 PG V_ALW/+5V_ALW/+15V_ALW DC/DC. nvidia G86/G72M PCI EXPRESS GFX. PCIEx16 PG 18,19,20,21,22. USB2.

POWER VGA DC/DC CPU VR PG 51 PG V_ALW/+5V_ALW/+15V_ALW DC/DC. nvidia G86/G72M PCI EXPRESS GFX. PCIEx16 PG 18,19,20,21,22. USB2. JM M/ P JM-ISRETE PW FP, PW UW, SHEM PM. (M) VER : POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, Internal Media ay -ROM PG S/PIF for ock PG US. SMRT R OZRLN PG S/PIF for MINI IN PG UIO/MP PG, TT SELETOR

More information

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031 MOEL REV HNGE LIST Model Page T/ M OR FROM TO T/ M TM00 TM00 PGE --- Enable LKM from clokc generator for the PLL circuit of, and disable the ocsillator circuit of PI PLL. PGE --- Remove H/W shutdown circuit

More information

SHELBY-INTEGRATED CLOCKS ICS PG 17. sdvo SI1362 PG 18 USB2.0 (P5,P6) USB2.0 (P3,P4) USB2.0 (P7) 1394 CONN PG 25 USB2.

SHELBY-INTEGRATED CLOCKS ICS PG 17. sdvo SI1362 PG 18 USB2.0 (P5,P6) USB2.0 (P3,P4) USB2.0 (P7) 1394 CONN PG 25 USB2. IMVP- PU VR PG RUN POWER SW PG UIO ST00 PG, / +V_SR +VSUS PG /TT ONNETOR TT SELETOR TT HRGER POWER / R-SOIMM PG, R-SOIMM PG, ST - H PG Internal Media ay -ROM PG S/PIF to OK PG udio Jacks PG RJ to OK PG

More information

ZG5 NB Block Diagram

ZG5 NB Block Diagram VTERM(+0.V) VTT(+.0V) +.VSUS +.V +.VSUS +.V +.V VPU +.V +.VSUS L_.V L_V +V RT P." panel P LVS ZG N lock iagram iamondville VORE:+. ~ +0. VP:+.0V V:+.V or +.V FS GMS P, HOST P R P LVS, MI, R LK P POWER

More information

othan RJ lock iagram PIN (micro F-PG) P,,, w, w inch XG, SXG+ / MHz VI M/M LVS L P LVS lviso GM/PM RII / UNUFFERE RII SOIMM P Hyper memory P,, R/G/ RT PIE Lanes P R/G/ PIN (micro FG) P,,, RII / UNUFFERE

More information

SW9 (14") BLOCK DIAGRAM

SW9 (14) BLOCK DIAGRAM P STK UP L is. & UM SW (") LOK IGRM 0 LYER : TOP LYER : SGN LYER : IN LYER : IN LYER : V LYER : OT RIII-SOIMM PGE RIII-SOIMM PGE RIII 00/0 MT/s MT/s F only RIII 00/0 MT/s MT/s F only PU rrandale nm processor

More information

GM3(B) Pacino Intel Discrete & UMA Block Diagram

GM3(B) Pacino Intel Discrete & UMA Block Diagram GM() Pacino Intel iscrete & UM lock iagram Screw Hole PG POWR /TT ONNTOR PG R-SOIMM PG, R-SOIMM PG, UIO/MP ST/H blank Page SYSTM RST IRUIT TT HRGR RUN POWR SW +.V_SUS/+V_SUS +V/+.V/+.V PG udio udio SPK

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23 E-UM ESIGN VER : RUN POWER SW PG /TT ONNETOR TT HRGER PG PG othan ( Micro-FPG) PG, / V_SR VSUS PG PU VR PG LOKS PG R-SOIMM PG, R-SOIMM PG, MHZ R I FS MHZ lviso GM/GML PG PG,,,0, LVS TVOUT VG Panel onnector

More information

Auburndale / Arrandale

Auburndale / Arrandale LL Intel alpella Platform with iscrete GFX POWER /TT ONNETOR PG R - SOIMM0 R - SOIMM PG PG TT HRGER RUN POWER SW VSUS, VSUS, V_S, V_S +V, +V PG ischarge PG PG 0 ual hannel R 00/0.V uburndale / rrandale

More information

Model Name: 8I945GMF. Revision 1.0

Model Name: 8I945GMF. Revision 1.0 Model Name: IGMF SHEET TITLE Revision.0 SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT

More information

SVT-2 REV : 3C

SVT-2 REV : 3C / ( VRM & VR0 ) MX0 P / ( VRM ) MXETG P / ( VRM & V0R ) MX & F P / ( VM & VM ) MX0ETU PU ORE ( VPUORE ) ISL HRGER MXETI TSURUMI KVT P P P0 ( V & V & VR & VR ) P R II SOIMM0 R II SOIMM VR R_VREF V0R P,0

More information

QUANTA COMPUTER INC.

QUANTA COMPUTER INC. QUNT OMPUTER IN. PGE ontent PGE ontent 0 0 0 T PGE OVER T LOK IGRM NW/PS (HOST US) NW/PS (POWER/N) MH (Host bus) MH (GP bus & HU I/F) GMH (PWR & GN) GMH R- & R- IH-M(PU,PI,IE) IH-M (US,HU,LP) IH-M(POWER&GN)

More information

ZYA SYSTEM BLOCK DIAGRAM

ZYA SYSTEM BLOCK DIAGRAM ZY SYSTEM LOK IGRM GPU ORE PWR ISL P HRGER ISL P GPU IO PWR ISL P /V SYS PWR P RT X'TL.MHz LOK GENERTOR SELGO: SLGSPV P LK: MHz PEG_LK: MHz PLL_REF_SSLK: MHz intel Fan river (PWM Type) P

More information

CPU NORTH BRIDGE SOUTH BRIDGE

CPU NORTH BRIDGE SOUTH BRIDGE 0_lock iagram 0_System Setting 0_Power Sequence 0_lock Gen_ISLPR 0_iamondville_US 0_iamondville_PWR 0_N-GMS(HOST) 0_N-GMS(MI) 0_N-GMS(GRPHI) 0_N-GMS(R) _N-GMS(PWR) _N-GMS(PWR) _N-GMS() _S-IHM(PWR) _S-IHM()

More information

SY3. BlOCK DIAGRAM. Intel. TigerPoint. Intel PineView-M VGA LCD. USB CNN x2. Bluetooth WWAN. Camera

SY3. BlOCK DIAGRAM. Intel. TigerPoint. Intel PineView-M VGA LCD. USB CNN x2. Bluetooth WWAN. Camera SY lok IGRM LOK GEN SLGSPVTR 0 PU Thermal Sensor Intel PineView-M R/G/ VG attery In / & harge MHZ RII SO-IMM Micro-G LVS L Max. G US NN x luetooth SIM Socket WWN US.0 Intel MI x TigerPoint PI-E PI-E ST

More information

UW3 Block Diagram. XDP Page 31. Page 3~5. Port x3 WWAN. Page 20 Page 16. Page 6~10. SIM Card. Page 20 AUDIO CODEC IDT 92HD79BX

UW3 Block Diagram. XDP Page 31. Page 3~5. Port x3 WWAN. Page 20 Page 16. Page 6~10. SIM Card. Page 20 AUDIO CODEC IDT 92HD79BX P STK UP L LYER : TOP LYER : SGN LYER : IN LYER : IN LYER : V LYER : OT SYSTEM POWER +VPU/+VPU(RT) R SMR_VTERM +.VSMVREF/+.VSUS(RT) PGE PU ORE RT GFX ORE(RT) PGE +.V(RT) PGE +.V(RT) PGE VP.V(RT) PGE PGE

More information

D/M Note Block Diagram -- Intel Huron River ULV

D/M Note Block Diagram -- Intel Huron River ULV P STK UP L LYER : TOP LYER : SGN /M Note lock iagram -- Intel Huron River ULV POWER / V_PU, V_PU, V Page LYER : IN LYER : IN LYER : SV LYER : IN LYER : SGN LYER : OT R SO-IMM (ST) Page R SO-IMM (RVS) Page

More information

R12 INTEL UMA/DISCRETE SYSTEM DIAGRAM

R12 INTEL UMA/DISCRETE SYSTEM DIAGRAM R INTEL UM/ISRETE SYSTEM IGRM +V/+V PG. +.VTT/+.V PG. PU ore PG. VGore/+.V PG. +.VSUS harger PG. PG. ischarger PG. UM VGORE LN ard reader RTS-GR / PG. PG. LN LN RTSEH / K SOIMM Max. G PG. SOIMM Max. G

More information

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation Inventec orporation R& ivision oard name : Mother oard chematic Project : Z (anta Rosa) Version : 0. Initial ate : March 0, 00 Inventec orporation F, No., ection, Zhongyang outh Road eitou istrict, Taipei

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2

BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2 TITL over She_ lock iagram General Spec. hange Lise omponent Size Processor North ridge South ridge lock Synthesizer) Sdram imms PI-x Slot Pci Slot PI-x Slot I onnectors TX Power & ypass P OM, PS, US,

More information

SS8 BLOCK DIAGRAM CPU PCH DIS. Codec Board. Nvidia N12P-GE (128bit) 29mm X 29mm BGA 973. Sandy Bridge 35W 31mm X 24mm BGA 1023 SV

SS8 BLOCK DIAGRAM CPU PCH DIS. Codec Board. Nvidia N12P-GE (128bit) 29mm X 29mm BGA 973. Sandy Bridge 35W 31mm X 24mm BGA 1023 SV IS SS LOK IGRM PGE RIII-SOIMM0 H=.mm H=.mm PGE RIII-SOIMM PGE PGE RIII MT/s RIII MT/s ST 00M /S FI LINK.GT /s PU Sandy ridge W mm X mm G 0 SV PGE ~ MI LINK GT /s PIEx Nvidia NP-GE (bit) mm X mm G R x Mxx

More information

Lenovo Caucasus 2 (Pine Trail) Block Diagram

Lenovo Caucasus 2 (Pine Trail) Block Diagram VTERM(+.V) VTT(+.V) +.VSUS +.V +VMEM +.V +.V VPU +.V +VS L_.V L_V +V XP Thermal Sensor RT." L TS Panel Lenovo aucasus (Pine Trail) lock iagram RG LVS Pineview Micro-FG X MI VI[:] +/- PU_LK +/- HLK OT_LK

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

SIT REV : 3A

SIT REV : 3A Inverter"WXG VIN(V): W.V: W Power / converter Page 0~ lcok Gen. K0-M PU IS0 / P-M(othan)/eleron IS0 Page / Page V lock iagram SIT RV : 00-0- SVIO Page RT Page lviso-gm R /00 Page //// Page /0 WLN Mini-PI

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

SVT REV : 3B

SVT REV : 3B Inverter"WXG VIN(V): W.V: W Power / converter Page 0~ lcok Gen. K0-M PU IS0 / P-M(othan)/eleron IS0 Page / Page V lock iagram SVT RV : 00-0- SVIO Page RT Page lviso-gm R /00 Page //// Page /0 WLN Mini-PI

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL SHEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: IGME TITLE Revision.0 SHEET TITLE OVER SHEET LOK IGRM OM & P MOIFY HISTORY 0 P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI

More information

Intel ECX Form Factor POC Board Based on Intel 915GM Chipset

Intel ECX Form Factor POC Board Based on Intel 915GM Chipset Intel EX Form Factor PO oard ased on Intel GM hipset TITLE OVER SHEET LOK IGRM PU K- LOK SYNTHESIZER INTEL GM GMH R SO-IMM INTEL FM IH-M IH IE,F,US,FP LVS,ST,FWH,PS/ LN(INTEL QM/ER) SUPER I/O(WHF),F,IO

More information

REV MODEL CHANGE LIST FIRST RELEASE

REV MODEL CHANGE LIST FIRST RELEASE MOEL NT M/ REV FIRST RELESE HNGE LIST PGE: hange OREVTT power good circuit for ORE V Sequence. PGE,: dd PU PROHOT IRUT (Throttle) at battery only. PGE: ecause system.v will change to.v for support.v VRM

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

Sputnik Block Diagram

Sputnik Block Diagram P STK UP LYER : TOP LYER : SGN LYER : IN LYER : IN LYER : V LYER : IN LYER : SGN RUN POWER SW PG, RII-SOIMM PG RII-SOIMM PG /TT ONNETOR TT HRGER PG PG RII mhz RII mhz Turion Sempron W/W M Socket S P PG,,

More information

UM9 UMA SYSTEM DIAGRAM

UM9 UMA SYSTEM DIAGRAM +V/+V +.V PG. PG. PU ore PG. +.0_PH PG. +.V/+0.V PG. +.0VTT PG. UM VGORE harger PG. PG. LN LNE theros/r 0/00 board P K PG. PG. PG. R hannel PORT FI UM UM SYSTEM IGRM SOIMM Max. G SOIMM Max. G K TP M ROM

More information

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11 Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE ER_P MIN OR 00.. Tuesday, March 0, 00 TE HNE NO. X0 REV EE TE POWER TE RWER EIN HEK REPONILE IZE= VER: FILE NME: XXXX-XXXXXX-XX P/N XXXXXXXXXXXX INVENTE ER_JM OE IZE O.NUMER REV --00-L X0 X0 HEET . chematic

More information

KL9A Intel Huron River Platform with AMD Discrete GFX

KL9A Intel Huron River Platform with AMD Discrete GFX KL Intel Huron River Platform with M iscrete GFX MHz RIII-SOIMM H. RIII-SOIMM H. PG PG ual hannel R /.V R SYSTEM MEMORY PG,,, Sandyridge. rpg FI FIX MI MIX PI-E Graphics Interfaces PI-Express

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M Project Name :IIx Platform : eleron + 0 + Park + IHM PE..... PU... 0_FF. 0...... -IHM.... 0.......... 0....... POWER... 0. ONTENT INEX YTEM LOK IRM POWER IRM & EQUENE Power on equence iagram PU Penryn

More information

DR1 (Roberts) Schematics Document ufcpga Mobile Penryn Intel Cantiga-GM + ICH9M REV : A00

DR1 (Roberts) Schematics Document ufcpga Mobile Penryn Intel Cantiga-GM + ICH9M REV : A00 R () chematics ocument ufpg Mobile Penryn Intel antiga-gm + IHM 00-0-0 REV : 00 : Nopop omponent Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. over Page

More information

LZ7 13'' Block Diagram -- Intel Chief River UMA

LZ7 13'' Block Diagram -- Intel Chief River UMA P STK UP L LYER : TOP LYER : SGN LYER : IN LYER : IN LYER : SV LYER : IN LYER : SGN LYER : OT R SO-IMM (ST) LZ '' lock iagram -- Intel hief River UM Page Intel hief River Ivy ridge " H (x) L 0 Page POWER

More information

Centrino DOTHAN CELEROM-M. Page : 3, 4 PCIE. HOST BUS 533MHz HOST BUS 400MHz ALVISO 1257 BGA LVDS RGB TVOUT. Page : 5 ~ 8 DMI I/F PCIE ICH6-M 609 BGA

Centrino DOTHAN CELEROM-M. Page : 3, 4 PCIE. HOST BUS 533MHz HOST BUS 400MHz ALVISO 1257 BGA LVDS RGB TVOUT. Page : 5 ~ 8 DMI I/F PCIE ICH6-M 609 BGA V /.V / V Page :.V /.V Page :.V /.V /.V Page : PU ORE Page :.V Page : TTERY HRGER Page : TTERY SELET Page : VPU V_LWYS V V V_S VSUS VSUS.VSUS.V.V MVREF_M SMR_VTERM.V_S.V GP_V (.V).VT VTT V_ORE VG_ORE.V_VG

More information

Carrier Board Design Guide

Carrier Board Design Guide arrier oard esign Guide for OM Express Modules (OM.0 R.0) 0.0-000-00 opyright opyright 0-0 VI Technologies Incorporated. ll rights reserved. No part of this document may be reproduced, transmitted, transcribed,

More information

ZR1 Block Diagram PCIE. Yonah / Merom. INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 667/533MHz. Calistoga 945GM / 945PM / 940GML 1466 BGA TVOUT RGB

ZR1 Block Diagram PCIE. Yonah / Merom. INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 667/533MHz. Calistoga 945GM / 945PM / 940GML 1466 BGA TVOUT RGB LOK GEN IS0 Page : V /.V / 0V Page :.V / 0.V / VP Page : NVV /.V Page : PU ORE /.V Page : TTERY HRGER Page : HOST 00/MHz PI-E 00MHz VG MHz US MHz PI MHz REF MHz VPU V S SUS VSUS V V V_S 0.VSUS 0.V VP NVV.V.V

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface. S J TXR0 TXR TXR TXR[:0] TXR TXR LK TX[:0] TX0 TX TX0 TX TX TX TX TX TX TX TX TX TX TX TX TX R 0K R 0K J J0 PIV R 0K TXPR R0. H/E0 H/E H/E TXLV TXSO J J HRST HLK HPERR HGNT HISEL HEVSEL HSTOP HTRY HIRY

More information

Nvidia N12P-GE N12P-GV1 N12P-GV. PCI-Express. Graphics Interfaces PG 15,16,17,18,19,20,21 INT_HDMI INT_CRT INT_LVDS

Nvidia N12P-GE N12P-GV1 N12P-GV. PCI-Express. Graphics Interfaces PG 15,16,17,18,19,20,21 INT_HDMI INT_CRT INT_LVDS KL Intel Huron River Platform with iscrete GFX 0 FN / THERML EM0- RIII-SOIMM PG RIII-SOIMM PG Speaker PG udio Jack (External MI) PG Head-Phone Jack PG ual hannel R /00.V ST - H USeST PG ST - -ROM UIO OE

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

LZ8 14'' Block Diagram -- Intel Chief River ULV

LZ8 14'' Block Diagram -- Intel Chief River ULV P STK UP L LYER : TOP LYER : SGN LZ '' lock iagram -- Intel hief River ULV 0 LYER : IN LYER : IN LYER : SV LYER : IN LYER : SGN LYER : OT R SO-IMM (ST) Page R SO-IMM (RVS) Page Intel hief River Ivy ridge

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

MA1 SYSTEM BLOCK DIAGRAM. Intel Dothan/Yonah Processor. 478 ufcpga. VinaFix.com P3,4. FSB 533/400MHz. Alviso-GM GMCH PCI-EXPRESS 82875GM/GME

MA1 SYSTEM BLOCK DIAGRAM. Intel Dothan/Yonah Processor. 478 ufcpga. VinaFix.com P3,4. FSB 533/400MHz. Alviso-GM GMCH PCI-EXPRESS 82875GM/GME M (.V &.VSUS ) P M SYSTEM LOK IGRM 'TL.M S ( VP.V ) S ( VG_ORE ) M ( VPU & VPU) M ( PU_ORE ) TTERY HRGER TTERY SELET ISHRGE TO Port Replicator MI IN JK P H (PT OR ST) V YV H(PT & P ST)/-ROM/US F Line-in

More information

PCI-E. Capilano. PCI-Express. Graphics Interfaces PG 16,17,18,19,20,21,22 INT_HDMI INT_CRT INT_LVDS USB2.0. Port 5,6,7 Port 1 Port 3,4 USB2.

PCI-E. Capilano. PCI-Express. Graphics Interfaces PG 16,17,18,19,20,21,22 INT_HDMI INT_CRT INT_LVDS USB2.0. Port 5,6,7 Port 1 Port 3,4 USB2. KL Intel Huron River Platform with iscrete GFX FN / THERML EM- RIII-SOIMM RIII-SOIMM Speaker udio Jack (External MI) PG PG Head-Phone Jack SPIF PG PG ual hannel R /.V ST - H USeST PG ST - -ROM UIO OE L

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please

More information

INTEL Arrandale. ATI Madison. INTEL PCH Ibex Peak-m +3V/+5V +1.05V/+1.8V PG.36. SODIMM1 Max. 4GB HDMI. CPU Core PG.39 VGA Core/+1.

INTEL Arrandale. ATI Madison. INTEL PCH Ibex Peak-m +3V/+5V +1.05V/+1.8V PG.36. SODIMM1 Max. 4GB HDMI. CPU Core PG.39 VGA Core/+1. +V/+V PG. +.V/+.V PG. PU ore PG. VG ore/+.v PG. +.V/+.V PG. +.VTT PG. UM VGORE harger PG. UM IS SYSTEM IGRM SOIMM Max. G PG. SOIMM Max. G PG. M ROM PG. R hannel R hannel INTEL rrandale.mm X.mm pin PG TP

More information

F8V L80V N80V N81 Montevina Block Diagram

F8V L80V N80V N81 Montevina Block Diagram FV L0V N0V N Montevina lock iagram _IN & T ON PE 0 Penryn W & LE PE HMI RT PE PE LV & INV PE INTERNL KEYOR TOUH P PE IR IO PI ROM MI IN HP&PIF OUT OPMP PE Internal MI ON PE PE PE 0 V aughter PE FVa: M

More information

L53II0 M/B and Daughter P/N LIST:

L53II0 M/B and Daughter P/N LIST: Model : LII0 P P/N:L00- P P/N:L00- Intel Merom PU + M + IH-M hipset LII0 M/ and aughter P/N LIT: LII0 M/ ffiliated FF/able P/N LIT: P0 INEX P0 YTEM LOK IRM P0 POWER IRM & EQUENE P0 PIO & POWER ONUMPTION

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA lba iscrete TI M-LP gr chematics ufp Mobile Penryn Intel antiga-pm + IHM 00-0- REV : : Nopop omponent M : Pop when antiga is M PM : Pop when antiga is PM /P : OM control if antiga is PM Wistron

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

ZE lock iagram (Intel edar Trail-M Platform) 0 HMI ONN P I0 HMI.a I x edarview-m 00 / 0MHz (.W) & (.W) (nm) Micro-FG (xmm) R III,00/0 MT/s hannel LK Gen. SLGLVV P UNUFFERE RIII SOIMM R-/F LK/, H= P LVS/eP

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

DM1 DC/DC CPU VR PG 43 PG 39 LVDS. Chrontel 7009 DVOB TV EN-CONDE PG 13 USB ATA 66/100 ATA 66/100 33MHZ, 3.3V PCI PHY PG 32 SWITCH PG 33 USB

DM1 DC/DC CPU VR PG 43 PG 39 LVDS. Chrontel 7009 DVOB TV EN-CONDE PG 13 USB ATA 66/100 ATA 66/100 33MHZ, 3.3V PCI PHY PG 32 SWITCH PG 33 USB M RUN POWER SW PG /TT ONNETOR TT SELETOR PG PG othan (Micro-FPG) PG, / PG PU VR PG Vtt & V_._MH.V,.V.V,.V PG 0 PG, LOKS PG RESET KT PG R-SOIMM PG 0 R-SOIMM PG 0 R-Termiation TT HRGER PG 00// MHZ R PS.V

More information

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND R White R Red _TX_Q_P J 0-0 0 _TX_I_P _TX_I_N _TX_Q_P _TX_Q_N L _TX_I_P _TX_I_N.R -d ttenuator.r.r 00pF_0V JP SM _TX_Q_P _TX_Q_N _TX_Q_P _TX_Q_N GN VV VV VV_TX VV VV VV_TX Modulator L L PowerSupply J POWER

More information

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF. POWER_KEY POWER_OFF US_IN WKEUP H_ET HG_STTUS PLYKEY +VRT VT VUS +VRT LI_.V LI_.V VUS VT VTT VTT VTT +V +V +V +V VTT V +V T uf uf R k R k uf uf R k R k VIN VOUT U XPM U XPM Vbat ON ON ON ON KW ON/OFF KW

More information