DM1 DC/DC CPU VR PG 43 PG 39 LVDS. Chrontel 7009 DVOB TV EN-CONDE PG 13 USB ATA 66/100 ATA 66/100 33MHZ, 3.3V PCI PHY PG 32 SWITCH PG 33 USB

Size: px
Start display at page:

Download "DM1 DC/DC CPU VR PG 43 PG 39 LVDS. Chrontel 7009 DVOB TV EN-CONDE PG 13 USB ATA 66/100 ATA 66/100 33MHZ, 3.3V PCI PHY PG 32 SWITCH PG 33 USB"

Transcription

1 M RUN POWER SW PG /TT ONNETOR TT SELETOR PG PG othan (Micro-FPG) PG, / PG PU VR PG Vtt & V_._MH.V,.V.V,.V PG 0 PG, LOKS PG RESET KT PG R-SOIMM PG 0 R-SOIMM PG 0 R-Termiation TT HRGER PG 00// MHZ R PS.V X00MHZ Montara-GM GMH Micro-FG PG,, VO LVS hrontel 00 TV EN-ONE PG Panel onnector PG S-Video VG PG VI SEE I/O oard PG FN & THERML PG P & SREW PG SWITH & LE PG PG Internal Media ay -ROM PG US ONN. PG lue Tooth ONN. PG IE - H US PG US X US T /00 T /00 US.0 ()MHZ,.V HU I/F IH-M G PG,, LP MHZ,.V PI PHY PG SWITH MINI-PI Wireless LN luetooth PG Magnetics Ports US PI0/0 PG RJ OKING ONNETOR UIO M PG PG PG PG 0 PG 0 SIO(Macallen) Pins LG US OK LP PG S/PIF to OK PG udio Jacks PG RJ to OK PG Ir PG Tip Ring PG 0 Keyboard PG Parallel PG PG, Serial PG PS/ Touchpad/ Stick point PG X-us Flash PG QUNT OMPUTER Schematic lock iagram Size ocument Number Rev M ate: Friday, July, 00 Sheet of

2 R should be place within " of the processor ; others place near ITP M othan Processor (HOST) Friday, July, 00 Size ocument Number Rev ate: Sheet of QUNT OMPUTER H# IGNNE# TO H# H# PUINIT# H# H# H# H# H# H# PUSLP# H# H# H# H# H# H#0 H# PM# H# IERR# TRST# H# H# H# H# PRY# H#0 H# H#0 H# H# SMI# TI H#0 H# H# H# H# H# H# H# THERMTRIP# H# H# H# H# H# H# H# H# H#0 H# H# H# H# PM# H# H# FERR# TMS H# H# H# H# H# H#[..] H# H# H# H#0 THERM H# H# H# H# H# H# PM0# H# H# R# H# H# H# H#0 H# H# H#[0..] H# H# 0M# H# H# TK H# H# PUPWRG PSLP# H# H#0 H# H# H#0 H# PREQ# THERM H# H# H# PURST# PU_PROHOT# H# H# H# H# H# H#0 PM# STPLK# PM# PM# PM0# PM# PRY# PREQ# TO TK HLK_ITP# HLK_ITP PURST# PU_PROHOT# TI TMS TK TRST# # IERR# PUPWRG TK TRST# R# HLK_ITP# HLK_ITP VTT VSUS VTT VTT VRUN VTT VLW VSUS VTT JITP ITP00_N 0 0 N0 N GN0 GN GN GN GN GN PM0# PM# PM# PM# PM# PM# R# # VTT0 VTT VTP TI TMS TK TO TRST# RESET# FO LKN LKP.U R 0/F R 0/F R./F R./F R./F R./F R0./F R Q0 0 R.K R 0 R 0 Q RHU00N0 R 0_N R R 0 R./F R 0 OF othan REQUEST PHSE SIGNLS T PHSE SIGNLS ERROR SIGNLS RITRTION PHSE SIGNLS SNOOP PHSE SIGNLS RESPONSE PHSE SIGNLS P OMPTIILITY SIGNLS IGNOSTI & TEST SIGNLS EXEUTION ONTROL SIGNLS THERML IOE U othan_processor P U V R V W T W Y Y U Y F E E F E F R P T P T N N J L J K K L M H K L E E E H G L M H F G J M J L N M H N K Y T U V R R R U V U V Y Y 0 E F F0 E F F F M H U E K W E L W E J T 0 # # # # # # # 0# # # # # # # # # # 0# # # # # # # # # # 0# # REQ0# REQ# REQ# REQ# REQ# S# IERR# REQ0# PRI# NR# LOK# HIT# HITM# EFER# PM0# PM# TRY# RS0# RS# RS# 0M# FERR# IGNNE# PWRGOO SMI# TO TI TMS TRST# ITP_LK0 PREQ# PRY# LINT0 LINT STPLK# PSLP# THERM THERM 0# # # # # # # # # # 0# # # # # # # # # # 0# # # # # # # # # # 0# # # # # # # # # # 0# # # # # # # # # # 0# # # # # # # # # # 0# # # # SY# RY# INIT# RESET# LK LK0 ST0# ST# STN0# STN# STN# STN# STP0# STP# STP# STP# I0# I# I# I# PM# PM# ITP_LK PROHOT# SLP# TK THERMTRIP# PWR# R# R 0 R 0_N R 0_N RY# SY# HI# HI# HI# HI0# HSTP0# HSTP# HSTN# HSTN0# HSTP# HSTN# HSTN# HSTP# HLK_PU# HLK_PU HREQ# HREQ# HREQ#0 HREQ# HREQ# H#[..] S# HLOK# PRI# NR# HIT# EFER# HITM# HTRY# RS# RS# RS#0 IGNNE# FERR# PUPWRG SMI# 0M# PUSLP# PSLP#, THERMTRIP#, THERM THERM H#[0..] STPLK# INTR NMI PURST# PUINIT# HST# HST0# HREQ0# R#, PROHOT# HLK_ITP# HLK_ITP PWR#

3 These Resistors need to place with 0.'' of PU. omp0, trace need to be zo=. ohm, comp, traces need to be zo= ohm. 0U/V Total caps PS=0UF May/0_Edison M othan Processor (POWER) Friday, July, 00 Size ocument Number Rev ate: Sheet of QUNT OMPUTER OMP0 OMP OMP OMP TEST TEST GTLREF0 PU_V OMP OMP OMP OMP0 VTT VHORE VTT _VRUN _VRUN VTT VTT PU_V VHORE VHORE VHORE VHORE VHORE VHORE VHORE R0 K/F R K/F R./F_N R./F_N T P T P T P T0 P T P R K_N R K_N R0 0_00 R0 0_00_N R K_N.0U_00.0U_00.0U_00.0U_00.0U_00 0U/.V SP.U.U.U.U.U 0U_V XR 0U_V XR.0U.0U.0U 0U_V XR 0U_V XR.0U R./F R./F R./F R./F T P T P T P OF POWER, GROUN N N VI othan U othan_processor E F F G G E 0 E E E F0 F F F K L L M M N N P P R R T T U P W H F E W W Y Y Y Y E E E E0 E E E E E0 E E F F F F F F F F F F W W W V V V V V U U U U T T T T T R R R F VI0 VI VI VI VI VSENSE VP0 VP VP VP VP VP VP VP VP VP VP0 VP VP VP VP VP VP VP VP VP VP0 VP VP VP VP VP VP VI N0 N N(SEL) N TEST(SEL0) PSI SENSE OF POWER, GROUN, RESERVE SIGNLS othan U othan_processor W J E E 0 Y K E W J F0 F 0 F E F E E E F E E F F F F0 F G F E V H 0 Y U E 0 V H G E F N P P E G F 0 0 E E E E0 E E E E E0 E E F F F F F F F F F F F F G G G G G H H H H J J J J J K K K K K L L L L M M M M M N N N N N P P P P R R V00 V V0 V V V V V0 V V V V V V0 V V V V0 V V V V V V V V V0 V V0 V V0 V V0 V V0 V0 V0 V0 V0 V0 V V V V V V V V V V V V V0 V V V V V V V V V V V V V V V V V V V0 V0 V V V OMP0 OMP OMP OMP GTLREF0 GTLREF GTLREF GTLREF TEST TEST 0 0U_V XS 0 0U_V XS 0U_V XS 0U_V XS 0U_V XS 0U_V XS 0U_V XS 0U_V XS 0U_V XS 0U_V XS 0U_V XS 0U_V XS 0U_V XS 0 0U_V XS 0U_V XS 0U_V XS 0U_V XS 0U_V XS 0U_V XS 0U_V XS 0U_V XS 0U_V XS 0U_V XS 0U_V XS 0U_V XS 00 0U_V XS 0U_V XS 0U_V XS 0U_V XS 0 0U_V XS 0U_V XS 0 0U_V XS 0 0U_V XS PU_VI PU_VI PU_VI PU_VI PU_VI0 PU_VI

4 Keep with 0 mil MGM PSWING and HubREF resistor value changes if referencing to MGM Vccore MGM Hub ROMP resistor needs to change from.ohm to.ohm Notice M Montara - GM ( HOST ) Friday, July, 00 Size ocument Number Rev ate: Sheet of QUNT OMPUTER H# H# H# H# H# H# H# H# H# H# H# HL H#[0..] H#0 H# HL H# H# H# H# H#0 H# H# HUSWING_GMH H# H# H# HL[0..0] H# H#0 H#0 HL HL H# H#0 H# H# H# H# H# H# HL H# H# H# H# H# H# H# HL H# H# H# H# H# H# HXROMP HL0 HLROMP HUVREF_GMH H#0 H# H# H# H# H#0 H# H# H# H# H#0 H# H# H# H#[..] H# H# H# H# H# H# H# H# H# HYROMP HL0 H# H# H# H# H# H# HL H# H# H#0 H# H# H# HVREF HL H# H# H# H# HVREF H# H# H# H#0 H# H# H# HVREF HL HYSWING HXSWING HVREF HVREF HXSWING HYSWING HUVREF_GMH HUSWING_GMH VTT V GMH VTT VTT VTT VTT _VRUN.U R./F R 00/F U_0V U_0V R./F.U R 00/F.U.U R./F R 00/F 0.0U R./F.0U.U R./F R./F U_0V HU I/F HOST U Montara-GM K H K L J G L L L J H K G K J H F F H E G F G G E G G E G0 E F F 0 G E E0 G 0 F F G E E L M N N N P M N P M M P N P T T R U U R U V U T V U V Y V V W Y W W W Y W Y R P R R T T J E K E E J E G E 0 H K F J J K Y Y U U U V W W V W T V V W V T U W M H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# S# HTRY# RY# HITM# HIT# HLOK# REQ0# NR# PRI# SY# RS# RS# RS#0 H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# HREQ#0 HREQ# HREQ# HREQ# HREQ# HST#0 HST# HSTN#0 HSTN# HSTN# HSTN# HSTP#0 HSTP# HSTP# HSTP# INV#0 INV# INV# INV# LK# LK HXROMP HYROMP HXSWING HYSWING PURST# HVREF HVREF HVREF0 HVREF HVREF HI_0 HI_ HI_ HI_ HI_ HI_ HI_ HI_ HI_ HI_ HI_0 HLST HLST# HLROMP PSWING HLVREF EFER# UE Montara-GM W U N L J G E E E J G F J W U R N L J G E G V T P M K H F J E W U R N L J F G Y V T P M H J0 0 0 J0 E H J G J F U R N H E T P J F G U R N H T P J E U R N H F J G J J H F J0 E0 0 J0 0 G W U T R N L E Y V T P K H J E R M J G E G Y L Y U E W T N K G J G R E U L G F0 J R 0/F R 0/F.0U R0 0/F 0.0U R0 0/F 0.U.U R /F R /F R /F H#[..] H#[0..] HTRY# HI0# HI# HI# HI# HSTN0# HSTP0# HSTN# HSTP# HL[0..0] HLST# HLST HLOK# HITM# HREQ#0 S# HIT# HLK_GMH# HLK_GMH HREQ0# HST# PRI# HST0# HREQ# SY# HREQ# HREQ# HREQ# HSTN# HSTP# RY# RS# HSTN# PURST# NR# RS# RS#0 HSTP# EFER#

5 For EMI request. M Montara - GM ( R & VO ) Friday, July, 00 Size ocument Number Rev ate: Sheet of QUNT OMPUTER VGVSYN VGHSYN PMSLK PMSLK GP_USY# TXUOUT0 VG_LU REFLK LLKTL VO VO VILK TXUOUT- LLKTL ETET TXLOUT- VO0 T TXLOUT- SSLK VREF VOROMP TXUOUT ILK T TXLLKOUT- PNEL_I_LK VO VO VOLKINT T TXLOUT0- T VO[0..] VO T TXLOUT T T T TXULKOUT VG_GRN T T VI_SLK TXUOUT- PNEL_I_T LK_ VO T IT T VO0 T TXLOUT TXUOUT0- VG_RE T_ VI_ST TXUOUT T VO VOFLSTL VIT TXLLKOUT T VO VO VO T0 T TXLOUT0 T TXULKOUT- REFSET VOFLSTL R_M R_M R_M R_M R_M R_SM R_SM R_M R_M R_M SMVSWINGH R_M0 R_M SM_S# R_M R_M R_M R_M0 R_M R_M R_SM_QS R_0 KE KE KE R_M R_M R_M R_M R_M R_M R_M R_M R_SM_QS R_SM_QS R_SM_QS SM_ R_SM R_SM R_M R_M R_M R_M0 R_M SMROMP R_M R_M0 R_M SM_ R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_SM_QS0 SM_ R_ R_M0 R_M R_M0 R_M R_M R_M R_M R_M R_M R_M R_SM_QS SM_ R_SM0 R_SM R_SM R_M R_M R_M R_SM_QS SM_S# R_SM R_M R_M R_M SMVSWINGL R_M R_M R_M R_M R_M R_M R_SM_QS R_SS# R_MWE# R_M R_M R_M R_M R_M R_M R_M0 R_M SM_S0# R_SRS# R_M R_M R_M R_SM_QS SM_S# R_SM KE0 I VIT ILK IT ETET VOINTR# VILK VI_ST GST GST GST0 T T VOINTR# GST0 PNEL_I_LK PNEL_I_T EXTTS0 GP_USY# VOFLSTL VOFLSTL VOLKINT VI_SLK LLKTL LLKTL SMVSWINGL SMVSWINGH SMROMP R_SM_QS[0..] R_M[0..] R_M[0..] R_SM[0..] GST REFLK EXTTS0 GST _VRUN SMR_VREF _VRUN _VRUN VRUN VRUN VRUN _VRUN _VRUN _VRUN _VRUN _VRUN T P T P T P R0 0K T0 P T P R.K/F T P T P R T P R 0.U T P T0 P T P R /F Q0 RHU00N0 T P T P T P R 0./F T P R P T P T P.U T P T P T P T P T0 P T P T P T P T P T P T0 P T P T P R K R0.K R.K R K_N R.K R0.K R0.K R00 00K R00.K R.K R 0K R 00/ MHz U Montara-GM F E F H E G H G G E F H F H F G H G0 H F0 E H0 H G F G F H H G F E0 E H G H0 G0 F H F0 H H G E H E H G F F G H E G F G F E G E E G H E F F G H H E H E H H F 0 E E E H H H 0 0 J J J SQ0 SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ0 SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ0 SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ0 SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ0 SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ0 SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ0 SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ0 SQ SM0 SM SM SM SM SM SM SM SM SM SM0 SM SM SQS0 SQS SQS SQS SQS SQS SQS SQS SQS SM_ SM_ SM_ SM_ SS#0 SS# SS# SS# SM0 SM SM SM SM SM SM SM SM S0 S SRS# SS# SWE# SKE0 SKE SKE SKE SMLK0 SMLK SMLK SMLK SMLK SMLK SMLK#0 SMLK# SMLK# SMLK# SMLK# SMLK# SMROMP SMVSWINGH SMVSWINGL SMVREF SRVENOUT# SRVENIN# Q FV0N R 0K_N RP PR-S-0K R 0K R 0K R0 00K R0 00K R0 00K Q FV0N R K_N R K_N R0 0/F R 0/F R 0/F R 0/F.U.U.U R 0./F R 0./F R0 0K_N.P R0 0.0U VO LVS MIS U Montara-GM R R R R P P N P N N M M P P T T L M G M K K K K J J H H H H H G J J K L L H K N N M P T E F E E G F G F L Y F F G E F E H E G G E G0 E E0 F0 G F 0 H0 J G E H Y J J H J J J H F L F F VO0 VO VO VO VO VO VO VO VO VO VO0 VO VOLK VOLK# VOHSYN VOVSYN VOLNK# VOFLSTL VOINTR# VOLKINT VO0 VO VO VO VO VO VO VO VO VO VO0 VO VOLK VOLK# VOHSYN VOVSYN VOLNK# VOFLSTL ILK IT VILK VIT VILK VIT I0 I I I I I I I ETET PMS LKIN GPUSY# GVREF VOROMP IYM0 IYM IYM IYM IYP0 IYP IYP IYP IYM0 IYM IYM IYM IYP0 IYP IYP IYP ILKM ILKP ILKM ILKP PLK PT LKTL LKEN LVEN LIG RE RE# GRN GRN# LU LU# HSYN VSYN LK T REFSET REFLK REFSSLK LLKTL LLKTL PWR# PSLP# RSTIN# PWROK EXTTS0 N0 N N N N N N N N N N0 N RVS0 RVS RVS RVS RVS GST0 RVS RVS GST RVS RVS0 RVS GST RVS RVS R0 0K_N KE0 0, KE 0, R_SS# 0, R_SRS# 0, R_ 0, R_MWE# 0, R_0 0, LK_SRM0 0 LK_SRM0# 0 LK_SRM 0 LK_SRM# 0 LK_SRM 0 LK_SRM# 0 VOLK VOLK# ILK IT GP_USY# TXULKOUT TXULKOUT- TXUOUT0- TXUOUT TXUOUT0 TXUOUT TXUOUT- TXUOUT- TXLOUT- TXLOUT TXLOUT TXLOUT- TXLOUT0 TXLLKOUT TXLLKOUT- PNEL_I_T PNEL_I_LK FPV, FPK VGVSYN VGHSYN VG_RE VG_LU VG_GRN LK_ T_ PSLP#, REFLK SSLK R_M 0, R_M 0, VOFLSTL VOVSYN SUSLK VO[0..] R_M 0, R_M 0, SM_S# 0, SM_S# 0, SM_S0# 0, SM_S# 0, SM_ 0, SM_ 0, SM_ 0, SM_ 0, LK_SRM 0 LK_SRM# 0 LK_SRM 0 LK_SRM# 0 LK_SRM 0 LK_SRM# 0 KE 0, KE 0, PWR# LK_GMH VREF VOLKINT VOLNK# VOHSYN LLKTL, LLKTL, M_VI_SLK M_VI_ST PIRST#,,,, VOINTR# R_SM_QS[0..] R_M[0..] 0, R_M[0..] R_SM[0..] IMVP_PWRG, TXLOUT0- EXTTS0,

6 PSL0GM(0U_V) M Montara - GM ( POWER ) Friday, July, 00 Size ocument Number Rev ate: Sheet of QUNT OMPUTER VHPLL VGPLL VPLL VPLL VTXLVS VSM VLVS VQSM VTXLVS VLVS VGPLL VHPLL VPLL VPLL _VRUN VRUN _VRUN _VRUN V GMH VTT V GMH V GMH _VRUN _VRUN _VSUS V GMH _VRUN VTT _VSUS _VSUS _VSUS V GMH V GMH V GMH V GMH _VSUS 0U_.V.U.0U 0.U.U 0U_.V.U 0.U.U 0U/.V SP.U.U.U.U.U.U.U.U 0.U L 0.UH.U 0U_.V 0.U.U.U.U U.U.U.U 0.U.U.U.U.U.U.U.U U.U 0.U 0.U.U 00 0U_.V SP 0.U.U.U.U.U 0.U.U.U.U.U 0 0U_.V SP.U.U 0U/.V SP 0.U U_.V 00.U 0.U 0 0U/.V SP 0.U.U.U 0 U_.V.U.U.U 0 0U/.V SP.U R 0_00.U.U 0.U 0.U.U.U.U R 0_00.U.U.U.U.U.U.U.U 0.U.U 0.U L 0.UH.U.U.U.U L 0.UH.U.U.U.U.U.U_0V 0U_.V.U 0.U.U.U R 0 0.U 0.U R _00.U R 0 0 0U_.V.U 0.U 0.U 0.U.U.U.U.U.U.U.U 0.U L UH 00U/.V SP.U.U.U.U.U 0.0U.U.U.U 0 0U/.V SP R R POWER U Montara-GM W T P U R N T P J U R N H T P Y K F V T P M H U R N L H0 0 J H H G V W U V U W Y V G F F J F J F 0 F J F J F 0 J F Y Y F J Y F G J J F Y P M K R N M L J H E M J E N J E J G 0 0 F V M H V0 V V V V V V V V V V0 V V V V V V V VTTLF0 VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF0 VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF0 VHL0 VHL VHL VHL VHL VHL VHL VHL VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VQSM0 VQSM VSM0 VSM VHPLL VGPLL VPLL VPLL VVO0 VVO VVO VVO VVO VVO VVO VVO VVO VVO VVO0 VVO VVO VVO VVO VVO V0 V VLVS VLVS0 VLVS VLVS VLVS VTXLVS0 VTXLVS VTXLVS VTXLVS VGPIO0 VGPIO VTTHF0 VTTHF VTTHF VTTHF VTTHF LVS

7 NMI 0M# FERR# IGNNE# INTR PUINIT# RIN# GTE0 VTT R R V W V U Y U NMI 0M# FERR# IGNNE# INTR INIT# RIN# 0GTE PU PI0 PI PILK SMI# STPLK# PUSLP# PSLP# H K0 J W V U U RP PR-S-0K SMI# STPLK# PUSLP# PSLP#, VRUN VRUN IRQ SERIRQ REQ# IRQ TRY# STOP# FRME# PIRQ# 0 0 PI Pullups RP0 0PR-.K RP0 VRUN IRY# PERR# EVSEL# PLOK# VRUN SERR# GPIO PLK_IH,,,, PIRST# R 0P P[0..] PREQ PIOW# PIOR# PIORY PK# IRQ P P0 PS# P PS# VSUS R.K, P[0..] PREQ PIOW# PIOR# PIORY PK# IRQ P P0 PS# P PS# [0..] VSUS IH_PME#,, LKRUN# GNT# T P VRUN GNT# R 0K R0 0K P0 P P P P P P P P P P0 P P P P P PS# PS# P0 P P PIOR# PIOW# PIORY IRQ PREQ PK# H J H K G J H J K G L G L H L F F N E N E N E M E P E P R P Y0 0 Y Y W 0 W0 W Y Y W W Y W PME# P PILK U PIRST# LKRUN#/GPIO E GNT#/GPIO GNT#/GNT#/GPIO P0 P P P P P P P P P P0 P P P P P PS# PS# P0 P P PIOR# PIOW# PIORY IRQ PREQ PK# PI IE /E0# /E# /E# /E# FRME# IRY# TRY# EVSEL# STOP# PR SERR# PERR# PLOK# REQ0# REQ# REQ# REQ# REQ# GNT0# GNT# GNT# GNT# GNT# PIRQ# PIRQ# PIRQ# PIRQ# PIRQE#/GPIO PIRQF#/GPIO PIRQG#/GPIO PIRQH#/GPIO SERIRQ REQ#/GPIO0 REQ#/REQ#/GPIO S0 S S S S S S S S S S0 S S S S S SS# SS# S0 S S SIOR# SIOW# SIORY IRQ SREQ SK# IH-M J K M N F L F M F G K L M E J W W W W Y Y Y Y 0 0 Y PLOK# REQ0# REQ# REQ# REQ# REQ# GNT0# GNT# GNT# GNT# GNT# PIRQ# PIRQ# IH_GPIO IH_GPIO IH_GPIO IH_GPIO REQ# REQ# S0 S S S S S S S S S S0 S S S S S SS# SS# S0 S S SIOR# SIOW# SIORY IRQ SREQ SK# /E0#, /E#, /E#, /E#, FRME#, IRY#, TRY#, EVSEL#, STOP#, PR, SERR#, PERR#, REQ# REQ# GNT# GNT# PIRQ# PIRQ# PIRQ#, SERIRQ, REQ# REQ0 : RESERVE REQ : ard us REQ : RESERVE REQ : MINI PI REQ : RESERVE S[0..] SS# S SS# S0 S IRQ SK# SIORY SIOR# SIOW# SREQ VRUN REQ0# REQ# PIRQ# REQ# IH_GPIO IH_GPIO IH_GPIO IH_GPIO 0 GNT0# GNT# GNT# GNT# GNT# REQ# S[0..] SS# S SS# S0 S IRQ SK# SIORY SIOR# SIOW# SREQ 0PR-.K RP 0PR-.K PR-0K_N R 0K_N R0.K VRUN VRUN RP VRUN RP PR-.K PIRQ# REQ# REQ# PIRQ# VRUN VRUN QUNT OMPUTER IH-M (PU,PI,IE) Size ocument Number Rev M ate: Friday, July, 00 Sheet of

8 RT_PWR_V 0 I_SYN_M 0 I_SYN_UIO VSUS VSUS VRUN LK_KX LK_KX RP IH_RI# TLOW# SYS_RESET# PR-0K Use Kb EEPROM ( Word) PN: to work with EM PHY to support LN heartbeat feature. The heartbeat support requires more EEPROM (i.e. store IT package). RV.U_0V_N R 0M P R 0 0P_N RP RI_OUT# PLK_SM PT_SM PR-0K _VRT SUSPWROK VSUS VIS I_STO THRM# TOEE EESEL EELK I_SYN VRT R_VRT RTRST# FRMEE K bit( bit* ) VIS RTRST# delay -ms IH_RI# THRM# ELY_IMVP_PWRG TLOW# PWRTN# SUSPWROK R PRSLPVR LK_KX I0 I I I R L0/FWH0 T L0/FWH0 L/FWH R L/FWH L/FWH T L/FWH L/FWH U L/FWH W 0 0,0 I_RESET# I_SYN _RST# 0P _SYN 0 I_STIN0 _SIN0 0 I_STIN _SIN T0 P F_I_ITLK_IH _SIN 0,0 I_ITLK_IH.KHZ P R 0 _ITLK PLK_SM, PLK_SM PT_SM SMLK F_I_ITLK_IH, PT_SM SMT 0K_N R.K R 00K R0 M_N R0.M/F_N R _N P_N R 0K_N R R R 0P_N RV RP PR-S-K/F 0 U_V LK_IH R0 0K_N.K/F LK_US M_IH R P R0 K_N V_LN U I O S ORG SK.0U R 0.0U T P T P I0 I I I PWRTN#,, SUSPWROK, THERMTRIP# PRSLPVR T P GP_USY# V GN HL[0..0] THRM#, ELY_IMVP_PWRG 0 T-0SI-. US_V0 US_V0- O0# US_V US_V- O# US_V US_V- 0P HLST HLST# SPKR GPIO EXT_SMI# PUPWRG T P T P R0 0M O0# O# O# HL0 HL HL HL HL HL PLK_SM PT_SM GPIO EXT_SMI# R0 0 PUPERF# SSMUXSEL VORE_PWRGOO_ EELK TOEE FRMEE EESEL U_V,0 VTT_PWRG J0 G F0 G0 F H0 0 0 F L L0 M M P R T P N0 J H R V Y Y0 J V 0 VTT U GPIO GPIO GPIO GPIO GPIO GPIO USP0P USP0N O0# USPP USPN O# USPP USPN O# LK HI0 HI HI HI HI HI HI_LK HL_ST/HL_STS HL_ST#/HLSTF Y RI# V THRM# PWROK TLOW# PWRTN# RSMRST# W0 THRMTRIP# V0 PRSLPVR T _STT#/GPIO R GPUSY#/GPIO LK SMLINK0 SMLINK SPKR GPIO GPIO PUPWRG PUPERF#/GPIO SSMUXSEL/GPIO VGTE/VRMPWRG EE_SHLK EE_OUT EE_IN EE_S IH-M R 00K R0.K R US PUPERF# THERMTRIP# HU LINK LP&FWH &RT SM PM MIS&GPIO SpeedStep LN.U GPIO GPIO GPIO0 GPIO GPIO GPIO VSUS F H G H F E USPP USPN O# USPP USPN O# USPP USPN O# USRIS USRIS# O# O# O# T0 HL HI R0 HL HI P HL HI L HL HI N HL0 HI0 K HI W Y W Y W V W V W W VRUN O# O# M HUVREF_IH HI_REF R HUSWING_IH HI_VSWING R HU_IH_ROMP R HU_ROMP U LRQ0# U LRQ# T LFRME#/FWH Y VIS RTX RTX VRT W RTRST# _SOUT INTRUER# SMLERT#/GPIO Y SLP_S# Y SLP_S# SLP_S# SUSLK SYS_RESET# SLP_S#/GPIO STP_PI#/GPIO STP_PU#/GPIO0 SUS_STT#/LPP# GPIO GPIO GPIO GPIO GPIO 0 LN_RX0 LN_RX LN_RX 0 LN_TX0 0 LN_TX LN_TX Y LN_RST# LN_LK LN_RSTSYN LP_RQ0# LP_RQ# R R SYS_RESET# SLP_S#_G EXT_WK# EXT_SI# MPIT# U U WZ WZ 0.U RP 0PR-0K P T P T P T P T P T0 P T US_V US_V- P T P T US_V US_V- R VIS LK_KX LK_KX RTRST# I_STO VRT 00K 0K R LN_LK LN_RX0 LN_RX LN_RX LN_TX0 LN_TX LN_TX LN_PWROK LN_LK LN_RSTSYN P T P T00 P T VORE_PWRGOO_ VSUS O# O0# O# O#./F _VRUN VSUS R HL[0..0]./F SLP_S# P T SLP_S# SUSLK 0_N LP_RQ0# LP_RQ# LFRME#/FWH STP_PI# STP_PU#, P T EXT_WK# EXT_SI# INTRUER# R#, VRT I_STO I_STIN P_N 0.0U R 0.P LN_RX0 LN_RX LN_RX LN_TX0 LN_TX LN_TX LN_PWROK, LN_LK LN_RSTSYN SLP_S#_G SLP_S#.U R _N 0.0U, U_V R R0 0 VSUS 0P_N R U SH0 RI0# RI_OUT# IH-M (US,HU,LP) _VRUN Keep with 0 mil 0_N.0U R /F RI_OUT# HUSWING_IH R /F HUVREF_IH R /F.U_N QUNT OMPUTER 0P_N VSUS Size ocument Number Rev M ate: Friday, July, 00 Sheet of I_STO_M 0 I_STO_UIO 0.U.U SLP_S#, U SH_N IH_RI#

9 M IH-M (POWER&GN) Friday, July, 00 Size ocument Number Rev ate: Sheet of QUNT OMPUTER VREF VREF_SUS VREF_SUS VRUN VRUN _VRUN _VSUS VRUN _VRUN VTT V_LN _V_LN _VRUN VSUS _VSUS VRUN VSUS _VRUN _VSUS VSUS VSUS VSUS _V_LN V_LN 0.0U 0.U 0.0U 0.U U U_V 00 RV.U R K 0.U 0.U U U U.U.U.U.U.U.U.U.U.U.U.U 0 00U U.U 00.U.U 0.U.U.U.U.U U 0U_.V.U.U.U 0.U U.U.U_00.U.U 0.U.U.U.U.U.U.U 0.U.U.U.U.U.U 0.U.U.U.U.U.U.U 0 U_V 00 RV.U R K V U IH-M H H J J K M0 P P U V0 V V E E E0 F G R T U L M P T E V E F0 F F F F K V V V K0 K K K P0 T U V E F E F F P U V 0 V V V V V V V V V V 0 V V V V V VSUS 0 VSUS VSUS VSUS VSUS VSUS VSUS VSUS VHI_0 VHI_ VHI_ VHI_ VREF VREF VSUS 0 VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS V 0 V V V V V V V VREF_SUS VLN 0 VLN VLN 0 VLN V_PU_IO_0 V_PU_IO_ VPLL V_PU_IO_ GN U IH-M N N N P P P0 P P R R R T T T U0 V V W W W Y Y E0 E E E E E L N N N N N N0 M M0 M M M M L L L L L0 K K K K K J H G G G G F E E V U 00.U 0.U_00 0.U 0.U

10 KE, KE 0, SMbus address 0 SMbus address LOK 0,, LOK,, M System RM Expansion (00P-R_SOIMM X ) 0 Friday, July, 00 Size ocument Number Rev ate: Sheet of QUNT OMPUTER R_M R_M R_M R_M R_M R_M R_M0 R_M R_M M M M0 M M M M M M0 M M M M M M M M0 M M M M M M0 M M M M0 M M M M M M M SM_ SM_ M M M0 M SM_QS SM_QS0 SM_QS SM_QS LK_SRM LK_SRM# KE KE KE KE0 GT_SM GLK_SM R_0 R_MWE# SS# SRS# MWE# GT_SM GLK_SM SM_S# SM_S# SM_S0# LK_SRM0 LK_SRM# M M M SM_QS M M M M M R_M M M0 M M R_M LK_SRM0# LK_SRM M M SM_ M M0 M SM_QS M M M0 M M M R_M0 R_M M M M M LK_SRM# SM_QS M SM_QS M LK_SRM M M M M M M 0 R_M[0..] M_0 M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ R_ SM_S# R_SRS# R_SS# SM_ SM[0..] SM0 SM SM SM SM SM SM SM M M M M SM_QS0 M M M SM_QS M M0 M M M SM_QS SM_QS M M M M0 M M0 M M SM_QS M M M SM_QS M M M M M SM_QS M M M M SM_QS M0 M M0 M M M M M SM SM M M M M M M M M SM SM M M M M M M M M SM SM M0 M M M M M M0 M SM0 SM SMR_VREF VRUN VRUN SMR_VREF SMR_VREF SMR_VREF _VSUS _VSUS _VSUS _VSUS _VSUS _VSUS _VSUS _VSUS _VSUS SMR_VREF _VSUS SMR_VREF _VSUS _VSUS VRUN R 0K_N R 0K_N 0U_.V XR.0U.0U.U 0.0U.0U.0U.U.U.U 0.0U.0U 0.0U P00 R SRM SO-IMM (00P) JIM MP-R_SOIMM(REVERSE) VREF Q0 Q V QS0 Q Q Q V Q QS Q0 Q V K0 K0 Q Q V QS Q Q Q V Q QS Q Q V 0 QS V U K K V KE U/ V 0/P 0 WE S0 U Q Q V QS Q Q Q0 V VREF Q Q V M0 Q Q Q V Q M Q Q V V Q0 Q V M Q Q Q V Q M Q0 Q V M V U/RESET V V KE0 U/ 0 V RS S S U Q Q V M Q Q Q V Q QS Q Q V V Q Q V QS Q0 Q V Q QS Q Q V S SL V(SP) V(I) Q M Q Q V K K Q Q V M Q Q Q0 V Q M Q Q V S0 S S U Q.U.0U.0U.0U 0.0U.U.U.0U.0U.0U 0.U.U.0U.0U 00.0U 0U_.V XR.0U.U.0U 0.0U.0U.0U.0U.U 0 0U_.V XR.U.0U.U.U 0U_.V XR.U.0U 0.U.0U.U.U.U 0.U.U.U 0.U.U 0.U.U.0U.0U.U P00 R SRM SO-IMM (00P) JIM MP-R_SOIMM VREF Q0 Q V QS0 Q Q Q V Q QS Q0 Q V K0 K0 Q Q V QS Q Q Q V Q QS Q Q V 0 QS V U K K V KE U/ V 0/P 0 WE S0 U Q Q V QS Q Q Q0 V VREF Q Q V M0 Q Q Q V Q M Q Q V V Q0 Q V M Q Q Q V Q M Q0 Q V M V U/RESET V V KE0 U/ 0 V RS S S U Q Q V M Q Q Q V Q QS Q Q V V Q Q V QS Q0 Q V Q QS Q Q V S SL V(SP) V(I) Q M Q Q V K K Q Q V M Q Q Q0 V Q M Q Q V S0 S S U Q KE, SM_QS[0..] KE, KE0, KE, R_0, R_MWE#, LK_SRM# LK_SRM LK_SRM# M[0..] M[0..] SM_S#, LK_SRM0# LK_SRM0 LK_SRM# LK_SRM LK_SRM LK_SRM LK_SRM# LK_SRM LK_SRM# SRS# SM_S#, SS# MWE# SM_S0#, 0 R_M[0..], M_[0..] SM_S#, R_SS#, R_SRS#, R_, SM_, SM_, SM_, SM_, SM[0..] GLK_SM GT_SM

11 For terminal R-pack. M R RES. RRY Friday, July, 00 Size ocument Number Rev ate: Sheet of QUNT OMPUTER R_M M M R_M R_M M M R_M R_M R_M R_M R_M M M M M SM_S# SM_S# SM_S# KE KE KE0 KE M M M M0 M M M M R_M M R_M M SRS# SS# R_SS# R_SRS# MWE# R_MWE# R_0 0 R_SM_QS R_SM R_M R_M0 M SM SM_QS M0 R_M M M M0 M R_M0 R_M R_M R_M R_M R_M M M M M R_M R_M M R_M R_M M M R_M M M R_M0 R_M M M0 M R_M R_M M R_M SM R_SM M R_M SM_QS R_SM_QS SM_QS R_SM_QS SM R_SM R_SM SM_QS R_SM_QS SM R_SM_QS SM_QS R_SM SM R_SM R_SM_QS SM SM_QS SM R_SM SM_QS R_SM_QS SM0 R_SM0 SM_QS0 R_SM_QS0 R_ M R_M R_M0 M0 M0 R_M0 M[0..] M[0..] SM_QS[0..] R_M[0..] R_M[0..] R_SM_QS[0..] M_[0..] SM_[..] R_SM[0..] SM[0..] R_M M R_M R_M M M M M R_M R_M M R_M M R_M R_M M M M M M R_M M0 M M R_M0 R_M R_M R_M R_M R_M R_M M R_M R_M0 R_M R_M R_M M M M M M0 M M R_M M R_M R_M M R_M R_M0 R_M M M M R_M M M M M0 R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_M R_M M M M M0 M M R_M M M R_SS# R_M0 R_MWE# R_ R_0 R_SRS# M M M M M M M0 M M M M M M0 M M M M M M M M M M M M M M M M0 M M M0 R_M0 R_M R_M R_M R_M R_M SM_ R_M M M M M M M0 M M M M M M M M M M M M M M M M0 M M R_M SM_ R_M SM_ SM_ R_M R_M R_M SM SM_QS SM_QS0 SM_QS SM0 SM SM SM SM SM_QS SM_QS SM SM_QS M_ M_ M_ M_ M_0 M_ M_ M_ SM_QS SM SM_QS SM_S0# SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM RP PR-S-0 RP PR-S-_N RP PR-S-0 RP PR-S-0 RP PR-S-0 RP PR-S-0 RP PR-S-0 RP PR-S-0 RP PR-S-0 RP0 PR-S- RP PR-S- RP PR-S-0 RP0 PR-S- RP PR-S- RP PR-S-0 RP0 PR-S- RP PR-S-.U RP PR-S-0 RP0 PR-S- RP PR-S-.U RP0 PR-S-0 RP0 PR-S-0 RP0 PR-S- RP0 PR-S-0 RP PR-S-0 RP PR-S-0 RP PR-S- RP PR-S-0 RP PR-S-0 RP PR-S-0 0U_.V XR RP PR-S-0 0.U 0U_.V XR RP PR-S-0.0U 0U_.V XR RP PR-S-0 RP PR-S-0 RP PR-S- RP PR-S-.0U RP PR-S-0 RP PR-S-0 RP PR-S- RP PR-S- RP PR-S-.U RP PR-S-0 RP PR-S- RP0 PR-S- RP PR-S- RP0 PR-S-.U RP PR-S-0 RP PR-S- RP PR-S- RP PR-S-.U RP PR-S- RP PR-S- 0.U RP PR-S-.0U 00.0U.U 0.0U.0U RP PR-S- 0.U.0U RP PR-S- RP PR-S-.0U.0U RP PR-S- RP PR-S- 0.0U RP PR-S- 0.U RP PR-S- RP PR-S- RP PR-S-.0U RP0 PR-S- RP PR-S- RP PR-S-.0U RP PR-S- RP PR-S- 0.0U RP PR-S- RP PR-S-.0U 0.0U 0.0U RP PR-S-0.U RP PR-S-.0U RP PR-S- RP PR-S-.U RP PR-S-0 RP00 PR-S-0 RP PR-S- RP PR-S- 0.U.U RP PR-S-0 RP PR-S-0 RP PR-S-0 RP PR-S- RP0 PR-S-.U RP PR-S-0 RP PR-S-0.U RP0 PR-S-.U.0U RP PR-S-0 RP PR-S-0.0U R 0.U RP PR-S-0 RP PR-S-.U RP PR-S-.U R 0 RP0 PR-S-0 0.0U RP PR-S-0.U RP PR-S-0 0.0U.U RP PR-S-0 0.0U RP0 PR-S- RP0 PR-S-0 RP0 PR-S-.U RP PR-S-0 RP PR-S- RP PR-S-_N 0.0U RP PR-S-0 RP PR-S- RP PR-S-_N U RP PR-S-0 RP PR-S-_N SM_S#,0 SM_S#,0 SM_S#,0 KE,0 KE,0 KE,0 KE0,0 SS# 0 SRS# 0 R_SS#,0 R_SRS#,0 R_0,0 R_MWE#,0 MWE# R_,0 M[0..] 0 M[0..] 0 SM_QS[0..] 0 R_M[0..],0 R_M[0..] R_SM_QS[0..] M_[0..] 0 SM_[..],0 R_SM[0..] SM[0..] 0 SM_S0#,0

12 Place these termination to close K0. V_KG L LMS VRUN S S S0 PU V[0..] V_/IN 0 0 IN Input 0 00 IN Input 0 00 IN Input IN Input Input Input Input 0 Input Iref=m, Ioh=*Iref SMbus address VRUN VRUN 0P_N 0P_N L Y.MHZ R 0K XIN, SLP_S# STP_PI#, STP_PU# LKV_PU R /F R LK_EN# 0K LMS 0U_.V XR XOUT GLK_SM GT_SM SELPS_LK SELPS_LK SELPS0_LK IREF K_MULT0 LK_MV.U U XTL_IN XTL_OUT PWR_WN# PI_STP# PU_STP# PWRG# 0 SLK ST 0 SEL SEL SEL0 V_REF V_PI_ V_PI_ V_V_ V_V_ V_PU_ 0 V_PU_ IREF MULT0 V_MHZ GN_MHZ V K-0 GN_REF GN_PI_ GN_PI_ GN_V_ GN_V_.U GN_IREF GN_PU 00 ohms@00mhz 0U_.V XR REF PU PU# PU PU# PU0 PU#0 V_0 V_/VH IN/V_ /V_ /V_ 0/V_ PI_F PI_F PI_F0 PI PI PI PI PI PI 0 PI0 M_US M_OT M_REF R_HLK_PU R_HLK_PU# R_HLK_MH R_HLK_MH# R_HLK_ITP R_HLK_ITP# V_0 R_LK_VO R_LK_IH R_LK_MH R_PLK_IH R_PIF R_PIF0 R_PLK_SIO R_PLK_PM R_PLK_US0 R_PLK_OK R_PLK_MINI R_PLK_LN R_PLK_LP R_LK_US R_LK_OT R R R0 R R R P T P T RP P T R P T P T R R0 R P T R P T0 P T R R./F./F./F./F./F./F PR-S- RP PR-S- RP PR-S- R R R LK_VO RP HLK_PU HLK_PU# R HLK_GMH HLK_GMH# HLK_ITP HLK_ITP# PR-S- 0P_N 0P_N 0 0P_N R 0K R 0K_N SELPS_LK SELPS0_LK VRUN K-TITN- 0m ( MX. ) V is active when RUNPWROK asserted. VRUN VRUN R 0K RP PR-S-.K VRUN L 0L-0 LKV_PU GT_SM.U.U N00W VRUN LK_VO LK_IH LK_GMH PLK_IH PLK_SIO PLK_PM PLK_OK PLK_MINI LK_US REFLK M_SIO M_IH M_OE 0 0 Q, PT_SM GT_SM 0 Q, PLK_SM GLK_SM GLK_SM 0 0U_.V XR 0.U.U N00W These are for backdrive issue.u.u.u QUNT OMPUTER LOK GENERTOR Size ocument Number Rev M ate: Friday, July, 00 Sheet of

13 R R R R0 0/F 0/F 0/F 0/F _VRUN VRUN VI_TX0- VI_TX0 VI_TX- VI_TX VI_TX- VI_TX VI_LK VI_LK- R R0 VO[0..] VO[0..] U 0 TV_Y/G, TV_/R, TV_OMP, Q IT, LLKTL R 0_N ILK R, LLKTL 0_N FV0N Q FV0N VOINTR# VRUN R 0K_N R 0K R 0K_N R R : High -> PL, Low -> NTS 0K.K R R0 0K_N 0K_N.U.K VOLK# VOLK VOLNK# VOLKINT VOHSYN VOVSYN,,,, PIRST# IT_P ILK_P R R.U.U 0.K VO VO0 VO VO VO VO VO VO VO VO VO VO XLK* XLK E POUT/TLET* H V RESET* S S GPIO/TLET* GPIO0 S ISET VSWING VREF H00 T0* T0 T* T T* T TL TL* XI/FIN Y XO HPET O /H SYN VS Y/G /R VS/ V0 V V GN0 GN GN VV TV0 TV TGN0 TGN TGN V0 V GN0 GN GN V GN0 GN 0 0 VI_ETET R 0 VOFLSTL R /F V L LMS VRUN 0 0.U.U.U 0U_.V_00 R 0_N _VRUN P Itvdd(max) = 0m TV L 0 LMS 00WS.U.U.U 0U_.V_00 Rohm Vf(max)= 0.V@0. 0.UF_00 LMS V L VRUN.U.U 0U_.V_00.U VRUN R 0_00 R 0K/F_N R K/F_N U OUT J GN EN MI0M_N 0P_N IN VRUN _VRUN R 0K/F R 0K/F PF.MHz 0ppm PF V L LMS VRUN Vout =.*( 0/) =.V VREF 0 U_00.U 0U_.V_00 _VRUN.U.U.U QUNT OMPUTER VO ( VI S_VIEO ) Size ocument Number Rev M Friday, July, 00 ate: Sheet of

14 , FPV FPK VRUN.U U WZ VRUN U WZ R V VRUN Q0 FN R 00K 0_N.0U Q RHU00N0 FPK_EN R 0 R _00 Q RHU00N0 VRUN U SH0 LV 0 U.0U.0U FPK_ON J JE-FI-TS TXLOUT0- TXLOUT0 TXLOUT- TXLOUT TXLOUT- TXLOUT TXLLKOUT- TXLLKOUT TXUOUT0- TXUOUT0 TXUOUT- TXUOUT TXUOUT- TXUOUT TXULKOUT- TXULKOUT PNEL_I_LK PNEL_I_T VEI FPK_ON PT_SMLK PT_SMT VLWF TXLOUT0- TXLOUT0 TXLOUT- TXLOUT TXLOUT- TXLOUT TXLLKOUT- TXLLKOUT TXUOUT0- TXUOUT0 TXUOUT- TXUOUT TXUOUT- TXUOUT TXULKOUT- TXULKOUT PNEL_I_LK PNEL_I_T VRUN L LMS LV INV_PWR_SR PT_SMLK,, PT_SMT,, L LMS VLW VSUS PWR_SR L KHS0 VLW VLW 0U PT_SMLK PT_SMT dress : H --ontrast H--acklight.U_0V 0U.U_0V.U_0V Q SIV RP VLWF VSUS VRUN PR-S-00K VRUN.U.U.U R L Q VRUN.P U LM0S_N RHU00N0 LK_VO, LLKTL,, LK_SM,, T_SM, LLKTL, LK_VO V V LKIN V R 00K_N REF_OUT/FS_IN R0 0_N R 0_N R0 0_N SLK.0U_N R0 0_N ST S_SSLK SLP_S# P# LKOUT/FS_IN0 0 U_N.U_N LV IS_N R.U.0U.U.0U 0K_N LK_VO R0 0 SSLK 0P_N R _N S_SSLK QUNT OMPUTER L ONN,IS Size ocument Number Rev M Friday, July, 00 ate: Sheet of

15 E VRUN _VRUN 0 JVG_R R00V-0 L LM0S RT_VG_RE JVG_R RT_V HTGH RT_VG_GRN RT_VG_LU VRUN VRUN RP PR-S-.K _VRUN.U JVG U VRUN S0-WL PR-S-.K FOXONN VGHSYN Q T_ OK_T_ JVG_ RHU00N0 Q R0 LK_ OK_LK_ 0U L LMS K JVG_HS VGVSYN U HTGH VRUN R0 /F HSYN VSYN R0 /F R0 /F.P RHU00N0.P.P 0P L0 L LM0S LM0S 0P.P 0.P L 0P_N 0P_N JVG_G.P JVG_ T LMS P RT_V RP P JVG_VS JVG_N P.0U RT_V 0 _VRUN RT_V 0U 0U 0U_N JVG_G JVG_HS R 0K U RT_V VRUN QUFFER_EN# V OK_ET# SEL RT_VG_RE OUT Hi RV R 0 OUT Low OK_VG_RE JVG_VS VG_RE IN GN NS P 0U_N P/N:LS000 U VG_GRN V SEL OUT Hi OUT Low IN GN NS VRUN RT_VG_GRN R 0 OK_VG_GRN P P/N:LS000 U VG_LU SEL IN NS V OUT Hi OUT Low GN P/N:LS000 RT_VG_LU R0 0 P VRUN OK_VG_LU RT ONN QUNT OMPUTER Size ocument Number Rev M ate: Friday, July, 00 Sheet of E

16 PIOW#.U_N PIOR#.U_N IERST_H VRUN R0.K IET# VH R0 JIE IERST# P P P P 0 P 0 P P P0 0 PREQ 0 PIOW# PIOR# PIORY PK# 0 IRQ 0 P P0 PS# 0 0 R 0.U FOXONN_HH 000P.U_0V P P P0 P P P P P SEL P PS# 0 R0 0 0U_0V_N VH H_EN# V VSUS R 00K K Q FN K VH Q TEU.U_0V 0.0U JMO INT_MO_IN# VMO P T P T ST_TX.V_MO 0 ST_TX- R 0 P T ST_ET# ST_RX 00K P RSV ST_RX- P T0 T P T L_US_V 0 L_US_V- 0 SP# SS# SS# S 0 S0 PIG# 0 S IRQ SK# SEL SIORY SIOR# VRUN R.K 0 SIOW# SREQ 0 S P_N S0 S S S S 0 S S 0 S S S0 S S S 0 S S 0 R0 IERST_MO US/IE# 0 INT R _GN 0 INT_MO_IN# 0 INT L MOPRES# JE-WMF0N-P-RV R 0K VRUN P[0..] PREQ PIOW# PIOR# PIORY PK# IRQ P P0 PS# P PS# P[0..] PREQ PIOW# PIOR# PIORY PK# IRQ P P0 PS# P PS# MO_EN# V U_V VSUS R 00K K Q SI0Y.0U 0U/.V_N VMO.0U S[0..] SREQ SIOW# SIOR# SIORY SK# IRQ S S0 SS# S SS# S[0..] SREQ SIOW# SIOR# SIORY SK# IRQ S S0 SS# S SS# K Q TEU VMO ST_ET# R0 0K ST_ET# VLW US/IE# R 00K VRUN 0U_0V.U.U.0U.0U R PREQ R 0 SEL.K_N ML L_US_V- L_US_V US_V- US_V R.K_N SREQ Murata-LWHN00SQ QUNT OMPUTER IE (H&_ROM Size ocument Number Rev M ate: Friday, July, 00 Sheet of

17 PV PX GN PV PX GN PV PX GN PV PX GN PV PX GN PV0 PX GN PV PX GN H HOLE-0P- H HOLE-0P- H HOLE-0P- H HOLE-T0P- PU PV PV PV PV PV PV PV PX PX PX PX PX PX PX GN PV PV GN PV PV GN PV GN GN GN GN H0 HOLE-P- H HOLE-P- H HOLE-P- PX PX PX PX PX H GN GN GN GN GN HOLE-P- H HOLE-P- H0 HOLE-P- H HOLE-P- PV PV PX PX PV PV PV PV PV PX PX PX PX PX PV0 PX GN GN GN GN GN GN GN _IN PWR_SR VRUN VTT VRUN V_SR EOUPLING P H HOLE-T0P- HET SINK H HOLE-T0P- H HOLE-P- H HOLE-OXXN H HOLE-OXXN GN 0.U.U.U.U.U.U.U.U.U.U H HOLE-P H HOLE-P- SREW P H HOLE-P- QUNT OMPUTER Size ocument Number Rev M ate: Friday, July, 00 Sheet of

18 Reserved pull-down if U will depopulated.(j.m.00) M PI0/ () Friday, July, 00 Size ocument Number Rev ate: Sheet of QUNT OMPUTER [0..] RSV/ LOK# 0 EVSEL# 0 IRY# 0 /E# 0 INT# LK FRME# UIO# 0 0 /E# SERR# REQ# GNT# /E# LKRUN# TRY# STSHNG PLK_PM /E0# RST# LK 0 STOP# 0 RSV/ RSV/ PR PERR# REQ# LKRUN# PM_SPK# PLK_PM TPP0 TPIS0 TPN0 TI_SUSPEN_# TI_SUSPEN_# SL S PM_SPK# VR_EN# VS# VS# # # [0..] TPP0 TPN0 S_MHz S_MHz S SL VSUS VSUS V_ VSUS V TPIS0 V V VRUN VSUS VSUS V_ VSUS VSUS TPIS0 VSUS VSUS 0.0U.U 0 0U_0V.0U.U.0U.U 0U_0V.U.0U.0U.U 0U_0V.0U.U L LMPSGPT.0U.U R0 00 R0.0U.U.0U 0.0U.U R K R 0K R0 K R K RV P R RP PR-S-.K_N U 0LM_N SOI W V GN 0 S SL.U_N R 0K_N R0.K/F R 0K.U R 0K.U.U.U 0 U R 0K R0 K R K R0.K 0 00P 00P 00P 00P Y.MHZ G0 0P 0P PI0/ PI U0 PI0/_GHK E E F F E E E F G F G H H H H J J K J K K L K L F E E F F E0 0 E 0 F L F0 G J J J K K K K L L M M M M N N N P R P V U V R P U W R U V W V U R L P U V L H R N P P P W R T J J H H E F J F LK FRME# IRY# TRY# EVSEL# STOP# PR PERR# SERR# REQ# GNT# INT# LOK# LKRUN#/WP VS VS # # UIO STSHG /E# /E# /E# /E0# /E# /E# /E# /E0# ISEL PI_LK EVSEL# FRME# IRY# TRY# STOP# PR PERR# SERR# REQ# GNT# PI_RST# GRST# VPP0 VPP V0# V# RSV/ RSV/ RSV/ RST#/RESET PI0/ IEEE S U0 PI0/_GHK V W V W V W V W G M R W L H E G L W G L R U U P N U R R E K N W P K G 0 P0 P V0 W0 P W V U U T R R R F E N M N N N M M M M J E G E U0 R0 P F F G F F G F H H E0 P P P P R W TP0 TP0- TP TP- TP0 TP0- TP TP- V0 V V V V V V V V V V0 V VP0 VP.V0.V V V V VPLL VSPLL GN GN GN GN0 GN GN GN GN GN GN GN GN GN PS N P0 P P R0 R TPIS0 TPIS FILTER0 FILTER XIN XOUT S_# S_RST S_LK S_T S_GPIO S_GPIO S_GPIO M_RSV M_RSV M_RSV M_RSV S_GPIO M_RSV S_GPIO S_GPIO S_GPIO0 RI_OUT#/PME# SPKROUT SUSPEN# SL S TEST0 TEST PHY_TEST_M REV_LK MFUN0/INT# MFUN/INT# MFUN MFUN MFUN MFUN/LE_SKT MFUN VR_EN# N0 N N N N N N RP PR-S- U 0 0P_N RP PR-S- R.K 0P Y MHZ_N V OE OUT L LM0S_N R0 0K_N L LMS RP PR-S-.K _V# _V0# _VPP _VPP0 /E#, /E#, /E0#, US_GRST# PLK_PM EVSEL#, IRY#, PIRST#,,,, FRME#, TRY#, STOP#, SERR#, /E#, REQ# PR, PERR#, GNT# [0..], [0..] /E# /E# /E0# /E# LK FRME# IRY# TRY# EVSEL# STOP# SERR# PR PERR# REQ# GNT# LOK# INT# UIO# STSHNG RST# RSV/ RSV/ RSV/ LKRUN# TI_SUSPEN# TPP0 TPP0 TPN0 TPN0 PIRQ#, PM_SPK# 0 PIRQ# GNT# PI_PME#, LKRUN#,, REQ# SERIRQ, VS# # # VS# RI_OUT# S_GPIO S_GPIO S_T R_S_ETET, S_GPIO S_RST S_GPIO S_GPIO S_LK S_GPIO S_GPIO0

19 Murata LQH0K M / ONN Friday, July, 00 Size ocument Number Rev ate: Sheet of QUNT OMPUTER STSHNG 0 0 PERR# RSV/ SERR# VS# /E0# FRME# LOK# RSV/ LKRUN# TRY# # UIO# STOP# VS# IRY# 0 /E# REQ# # 0 EVSEL# LK RSV/ GNT# RST# /E# PR /E# INT# [0..] TPP0 F_TPP0 F_TPN0 TPN0 F_TPP0 F_TPN0 TPP0 TPN0 S_RST S_IO R_S_ETET S_LK S_IO R_S_ETET S_V S_LK S_V S_RST V VSUS VSUS V VPP V VPP VPP V VSUS VSUS.U.U.U_0V.U_0V ON FI-SK-0P GN E#-/E0# 0- OE# /E# -PR -PERR# WE/PGM-GNT# RY/SY-IRQ/IN V VPP -LK -IRY# -/E# RFU WP/IOIS-LKR GN GN #-# RFU - E#-0 VS#/RFSH-VS RSV- RSV- - -RFU -LOK# 0-STOP# -EVSEL# V VPP/VPP -TRY# -FRME# - - VS#/RSV-VS RESET-RST WIT#-SERR# RSV-REQ# REG#-/E# V/SP-UIO# V-STSHG #-# GN S_V S_RST S_LK S_RSV S_GN S_VPP S_IO S_RSV S_ET S_ET GN GN GN GN GN GN.U.U_0V.U_0V 0U_0V U_V L PLWS00SQT X0SQT00 J TYO_IEEE - - L0 PLWS00SQT X0SQT00 0.U_0V_N L UH_N 0U_0V_N RP PR-S-0K_N RP0 PR-S-0K_N 00P_N.U_0V_N R 0K_N R 0K U NN000TR_N PGM LK_IN INT I/O RSET S STTUS PWR_ON VT LOUT_H LOUT_L PWR_GN GROUN S_V S_IO S_LK S_RST S_ET R0 K_N 0P_N P_N R K_N R K_N U TPS 0 V0 V V VPP V0# V# VPP0 VPP V V_0 V_ V_0 V_ SHN# O# GN SUSPWROK,, _V0# _V# _VPP0 _VPP /E# /E# /E0# /E# LK FRME# IRY# TRY# EVSEL# STOP# SERR# PR PERR# REQ# GNT# LOK# INT# UIO# STSHNG RST# RSV/ RSV/ RSV/ LKRUN# VS# VS# # # [0..] TPN0 TPP0 TPP0 TPN0 S_GPIO S_RST S_GPIO S_GPIO S_GPIO S_GPIO S_LK S_T S_GPIO S_GPIO0 R_S_ETET,

20 VSUS VRUN VRUN.0U UX_R UX_L _GN _R _L VSUS VRUN I_STO_M,0 I_RESET# T.U_0V P J 0 0 M M.U_0V.U GN.0U.U_0V R R K_N RSV VRUN R 0 I_ITLK_M R.0U _N RSV RSV 00K_N R 0P_N VRUN R 0_N I_SYN_M I_STIN 0P_N MONO_PHONE 0 I_ITLK_IH,0 TIP RING 00P_0_KV 0 I_STO_M R _N P_N TIP RING 00P_0_KV 0 I_SYN_M R _N 0P_N JMOEM P_N VRUN I I I I0 oard Revision PROTO PROTO 0 0 PROTO PROTO 0 0 QT 0 0 RMP I0 I I I I0 I I I R 0K_N R 0K R 0K_N R 0K R 0K R 0K_N R 0K R0 0K_N M ONN. QUNT OMPUTER Size ocument Number Rev M ate: Friday, July, 00 Sheet 0 of

21 Over 00m 00m M MINI-PI &M Friday, July, 00 Size ocument Number Rev ate: Sheet of QUNT OMPUTER /E# /E# PR IRY# TRY# FRME# 0 /E0# 0 LKRUN# MINI_ISEL SERR# STOP# /E# 0 0 PERR# EVSEL# PI_PME# MILK_SM MIT_SM WLN ON WLN ON MIT_SM MILK_SM V_LN V_LN VRUN VRUN VRUN VRUN VRUN VRUN V_LN VSUS V_LN V_SR V_SR V_LN VRUN VRUN V_LN _V_LN 0U_0V.0U.0U.U.U R 0.0U.U 0.U.0U 0 P_N R0 _N 0U_0V J MINI-PI_MP RING TIP PMJ- PMJ- PMJ- PMJ- PMJ- PMJ- PMJ- PMJ- LE_YELP LE_GRNP LE_YELN LE_GRNN RESERVE HSGN V INT# INT#.V RESERVE RESERVE.VUX GROUN RST# LK.V GROUN GNT# REQ# GROUN.V PME# RESERVE 0 GROUN.V RESERVE /E# ISEL GROUN GROUN 0 PR GROUN /E# GROUN IRY# FRME#.V TRY# LKRUN# STOP# SERR#.V GROUN EVSEL# PERR# GROUN /E# GROUN GROUN 0 GROUN /E0#.V.V RESERVE 0 RESERVE V RESERVE GROUN GROUN MEN _SYN _ST_OUT _ST_IN _OE_I0# _IT_LK _RESET# _OE_I# RESERVE MO_UIO_MON GROUN UIO_GN SYS_UIO_IN SYS_UIO_OUT SYS_UIO_IN GN SYS_UIO_OUT GN UIO_GN UIO_GN MPIT# RESERVE.VUX V.U U SH R 00K R 00K R 0K.U Q SI0S.0U.U_0V 0 0U_V 0.U R 0 R 0 R 0K_N R 0K K K Q TEU RP PR-S-0K_N.U_0V 0U_0V U_V R0 0K U MX-EZKT SOT- SHN POK GN OUT IN R0 00K/F Q N00W_N Q N00W_N PIRST#,,,, PR, /E#, EVSEL#, STOP#, FRME#, PERR#, PI_PME#, IRY#, REQ# [0..], TRY#, /E#, /E0#, LKRUN#,, GNT# PIRQ# PIRQ#, PLK_MINI SERR#, WLN_LE_T /E#, LINK_LE T_LE_EN WLN ON HW_RIO_IS#, UX_EN, WLN ON OEX_T_TIVE OEX_WLN_TIV PLK_SM, PT_SM,

22 VRUN VRUN VSUS VLW R PR-0K RP MOLEX--00_N JEUG 0K PI_PME# TF_INT# PWRSW_SIO# OK_SIO_LERT# EUG_ENLE EUG_ENLE EUG_OUT Put JEUG on MINI PI door. US_GRST# 0, HP_N_SENSE W, UX_EN KSO US_EN MOPRES# US/IE# EXT_SMI# EXT_SI# EXT_WK# RIN# 0 N_MUTE 0 EEP PWRSW_SIO# SLP_S#, PI_PME# TF_INT# SLP_S# 0 SPIF_SHN OK_SIO_LERT# PWRTN#,, RUN_ON IH_PME# THRM#, SUS_ON SYS_SUSPEN ST_ET# V_L_SIO# IERST_H IERST_MO FPK_EN T P T0 P, EXTTS0 MO_EN# H_EN# EUG_ENLE EUG_OUT PWRSW_SIO# PI_PME# TF_INT# L_L#_SIO R 0 R 0_N F F E E E E F E 0 USIO SGPIO0 SGPIO SGPIO SGPIO SGPIO SGPIO SGPIO SGPIO E SGPIO0 SGPIO SGPIO SGPIO SGPIO SGPIO SGPIO SGPIO T LGPIO0 N LGPIO L LGPIO R LGPIO T LGPIO L LGPIO P LGPIO N LGPIO LGPIO0 LGPIO LGPIO LGPIO LGPIO LGPIO LGPIO LGPIO LGPIO0 LGPIO LGPIO LGPIO LGPIO LGPIO LGPIO LGPIO LPN OF OK LP - LG 0 GPIO LP GPIO MLLEN LP F OM IR H LPP# H LRESET# LRQ# LFRME# L0 L L L SER_IRQ LKRUN# R T N P P N R T R LRQ# N LFRME# M L0 R L T L P L T SER_IRQ P LKRUN# L WPROT# M RT# L HSEL# L INEX# M SKHG# L TRK0# K MTR0# K IR# K STEP# K WT# L WGTE# K S0# FP RVEN0 RVEN RX TX RTS# TS# TR# SR# # RI# GPIO0/WK_SE/IRMOE/IRRX IRRX IRTX M J K G G H H H G H 0 H K M _L0 _L _L _L _SERIRQ _LKRUN# F_WPROT# F_RT# F_INEX# F_SKHG# F_TRK0# IRMOE IRRX IRTX R0 00K P T P T P T0 P T P T P T P T0 P T0 P T0 R.K RX0 TX0 RTS0# TS0# TR0# SR0# 0# RI0#, PIRST#,,,, _LRQ# _LFRME# _L0 _L _L _L _SERIRQ _LKRUN# LP_RQ# LFRME#/FWH L0/FWH0 L/FWH L/FWH L/FWH SERIRQ, LKRUN#,, P T IRMOE IRRX IRTX VRUN RP _SERIRQ _LKRUN# F_RT# PR-S-00K 0 RP0 0PR-0K VRUN F_INEX# F_SKHG# F_TRK0# F_WPROT# VLW.U VRUN "Share 0uF Nearby".0U "Share 0uF Nearby".0U VRUN.0U 0.0U.0U RT_PWR_V.U L LMS 0.U.0U.0U R0 0 V_SIO_PLL.U.U_00 RT_PWR_SIO.0U.0U.U_00.U H0 F0 P V0/T M V_ R V_ L V_ V_ V_ V_ V_ V_ H V_ K V_ P V_ E V_ R V_/PLL /PLL LPN V LPT GN K# SLTIN# INIT# LF# STROE# USY PE SLT ERROR# P0 P P P P P P P 0 GN F F G G G F F E F E E F J N N T0 R J G H P0 P P P P P P P RGN P[0..] L K# SLT_IN# INIT# F# STR# USY PE SLT ERROR# LMS P[0..] LI_L# R 0 QUNT OMPUTER Ultra I/O ontroller LPN VLW R 00K 0 L_L#_SIO 0.U_N Size ocument Number Rev M ate: Friday, July, 00 Sheet of

23 VLW KSI0 KSO RV_N RP PR-S-0K KSO VLW HG_STT HG_PTT U WFU_N SSOP LK_SM T_SM LK_K T_K VRUN.0U_N RP PR-.K PT_LRM# VLW SIO_F[0..] LK_KX_SM LK_KX_SM VLW R.K VSUS VLW VLW R.K_N T T0 SIO_F[0..] R 00K, OKE T0 P OK_SM_INT#, FPV,, V_IN ST_LRM#, ST_PRES# PT_PRES# THERMTRIP_SIO PROHOT#, R_S_ETET 0W/0W# P_LE# NUM_LE# SRL_LE#, HG_STT, PS_I P P PS_I R.K LK_SM T_SM R.K KSO KSO KSO KSO KSO KSO0 KSO KSO KSO KSO KSO KSO KSO KSO KSO KSO0 KSI KSI KSI KSI KSI KSI KSI KSI0 KSO SIO_F0 SIO_F SIO_F SIO_F SIO_F SIO_F SIO_F SIO_F G J J G F F 0 E0 J J G G G R T K J L M N P T R R T P N M L K K0 M0 R0 N0 P0 T R M N P T R M USIO XTL XTL IN0/WK_EE IN/WK_EE IN/WK_EE IN/GPWKUP IN/WK_SE00 E IN/WK_SE0 F IN/WK_SE0 G IN/WK_EE H GPIO0/WK_SE0 H GPIO/WK_SE0 H GPIO/WK_SE0 G0 GPIO/TRIGGER GPIO/WK_SE0 GPIO/WK_SE/IRRX GPIO/WK_SE/IRTX GPIO/WK_SE/0M GPIO0/WK_SE/PSLK/0RX GPIO/WK_SE/PST/0TX MSLK MST EMLK EMT IMLK IMT KLK KT GPIO GPIO/WK_SE/IRMOE/IRRX GPIO/WK_SE0/KSO GPIO/WK_SE0/KSO KSO/GPIO KSO/OUT/KRST KSO KSO0 KSO KSO KSO KSO KSO KSO KSO KSO KSO KSO0 KSI KSI KSI KSI KSI KSI KSI KSI0 F0 F F F F F F F K/ LPN MLLEN OF - LG MIS LOK FLSH LK_KX_SM P FPGM F_PP# TEST_PIN L0 0 K XOSEL K E_SI# E MOE J F_LE# J T_LE# M LRQ0# J0 PWR_LE# OUT0 OUT OUT OUT OUT OUT/S/KRST OUT/MTR OUT/SMI OUT/KRST OUT/PWM OUT0/PWM0 OUT/PWM F E E G K PWRG K V_PWRG H RESET_OUT# _T _LK E _T _LK H GPIO/WK_SE/_T H GPIO/WK_SE/_LK J GPIO/WK_SE/_T J GPIO/WK_SE0/_LK G GPIO/WK_SE/FN_TH F GPIO/WK_SE/FN_TH F GPIO/WK_SE J PI_LK J MHZ_OUT KHZ_OUT J LOKI F0 F F F F F F F F F F0 F F F F F F F F F F0 F F FR# FWR# FS# N T P T T R N P M N N M L M M L L L L K R T P P N P KH_PGM# E_XOSEL R0 P T E_MOE R N_MHZ N_KHZ SIO_F0 SIO_F SIO_F SIO_F SIO_F SIO_F SIO_F SIO_F SIO_F SIO_F SIO_F0 SIO_F SIO_F SIO_F SIO_F SIO_F SIO_F SIO_F SIO_F SIO_F W P.KHZ 0K R T LK_KX_SM P ST_SMT ST_SMLK RP PT_SMT,, PT_SMLK,, FN_TH P T0 PR-S-0K GTE0 "Pull-ups for unused pins" SIO_F[0..] 0K 0K EEPROM_W OK_PWR_EN HW_RIO_IS#, LN_PWROK, HG_PTT, ST_LOW UIO_V_ON 0 LIVE_ON_TT TI_SUSPEN# T0 P RETH_PWRLE# FN_PWM P T P T P T P T T_LE# LP_RQ0# T_LE# RUNPWROK,,0, T_SM,, LK_SM,, P T P T0 FR# FWR# FS# RESET_OUT# R P R 0P SIO_F[0..] V_PWROK V_PWROK OK_SM_T OK_SM_LK PLK_SIO M_SIO VLW U KSO0 KSO KSO KSO KSO KSO KSO KSO KSO0 KSO KSO KSO KSO KSO KSO KSO KSO KSI0 KSI KSI KSI KSI KSI KSI KSI Scott thinks 0K will be better for ocking. ST_SMT ST_SMLK PT_SMT PT_SMLK JK 0 RESET 0 0 JE_FKS00W V GN MX_UR RP VLW 0.U PR-S-0K PR-S-0K RP VLW LPN KSI 00P P P-00P KSI KSI KSI KSI P P-00P KSI KSI KSI0 KSO 00P PS LOSE TO JK P KSO KSO KSO KSO P-00P P P-00P KSO KSO KSO KSO0 P P-00P KSO KSO KSO KSO P P-00P KSO KSO KSO KSO0 QUNT OMPUTER Ultra I/O ontroller LPN(GPIO/K/MIS/FLSH) Size ocument Number Rev M ate: Friday, July, 00 Sheet of

24 VSUS 0.U.0U 000P JOM TX0 RTS0# TR0#,, RUN_ON.U_0V.U_0V 0 RI0 RX0# TS0 SR0 VSUS U - - TIN TIN TIN MX(TI)/ILE V V 0 0 RIN ROUT RIN ROUT RIN ROUT RIN ROUT RIN ROUT FOREOFF FOREON V- TOUT TOUT TOUT ROUT INVILI GN TX0# RTS0 TR0 OM_RI.U_0V.U_0V P T P T 0# RX0 TS0# SR0# VSUS U SH0_N.U_N VSUS R K RI0#, RI0 TR0 TS0 TX0# RTS0 RX0# SR0 0 L L L L L L L L LMS LMS LMS LMS LMS LMS LMS LMS P 00P 00P 00P 00P 00P 00P 00P OMGN L LMS S00- FOXONN If MX pin tied to RUN_ON,then it can not support Ring Out Place these beads to JOM as close as possible SERIL PORT QUNT OMPUTER Size ocument Number Rev M ate: Friday, July, 00 Sheet of

25 E RV.U VRUN P P P VLPTPP RP 0PR-.K 0 R.K_N 0P 0P 0P JLPT R0 0 STR# F# R 0 FF# P0 R 0 P0/INEX# ERROR# R 0 ERROR#/HSEL# P R 0 P/TRK0O# P INIT# R 0 INIT#/IR# R 0 P/WP# P SLT_IN# R 0 SLT_IN#/STEP# R 0 P/RT# P R0 0 P/SKHG# K# USY PE SLT RP 0PR-.K 0 R 0 R 0 R 0 R 0 0P R 0 R 0 R 0 0P PF PF PF K#/RV# USY/MTR# PE/WT# SLT/WGTE# 0P 0P 0 0P 0P P[0..] 0P 0P 0P 0P 0 0 SU-RTF P[0..] 0P 0P 0P 0P PRLLEL ONN. QUNT OMPUTER Size ocument Number Rev M ate: Friday, July, 00 Sheet of E

26 E Mbit (M yte),no PL TYPE SIO_F[0..] SIO_F[0..] SIO_F[0..] U SIO_F[0..] SIO_F0 SIO_F0 SIO_F SIO_F SIO_F SIO_F SIO_F SIO_F SIO_F SIO_F SIO_F SIO_F SIO_F SIO_F SIO_F SIO_F SIO_F R0 0 SIO_F 0 V_PWROK SIO_F0 RESET#/N V_PWROK SIO_F 0 RY/Y#/N SIO_F N T0 P SIO_F N VLW SIO_F N SIO_F SIO_F V 0 SIO_F V 0 SIO_F SIO_F.U.0U FS# GN FS# FR# E# GN FR# FWR# OE# FWR# WE# ST_MIRO_MW00/SSTVF00 SST :Pin0, are N.MX_UR has >00mS reset timing.so we can tie it's reset# pin to VLW directly..sio has internal 0 ms delay of V_PWROK VLW VLW VLW UPW 0 GN FM0ULM SOI User Password V W SL S SMbus address.0u EEPROM_W LK_SM T_SM RP PR-S-.K EEPROM_W LK_SM,, T_SM,, FLSH QUNT OMPUTER Size ocument Number Rev M ate: Friday, July, 00 Sheet of E

27 VRUN Touch Pad RP PR-S-0K L TPV L0 LMS LMS JP 0.U.0U VRUN L0 KHS0 LK_SM T_SM P P-0P FX-S-0.SV() VSUS L LM0S, HW_RIO_IS# P T0 US_V J GN ctivity LE.V(Logic) OEX Radio Enable/isable# OEX RSV US- 0 US GN T_LE_EN OEX_WLN_TIV OEX_T_TIVE US_V-.U M0-SRSS-0P-R R 0K QUNT OMPUTER TOUH P & ULE TOOTH Size ocument Number Rev M ate: Friday, July, 00 Sheet of

28 E VRUN Q K IET# 0K TYU H_LE H_LE VLW Q0 K TYU T_LE# 0K SW T_LE LI_L# VLW SPPV Q T_LE# 0K K TYU T_LE VSUS RETH_PWRLE US_EN US_V0 0 0 US_V0- K O0# RETH_PWRLE# US_V US_V- 0 0 K O# P_LE#, POWER_SW# NUM_LE# SRL_LE# R 0 Q TEU hange Port name. J VRUN VSUS VSUS 0 P_LE# 0 LINK_LE POWER_SW# VRUN LINK_LE T_LE NUM_LE# T_LE 0 H_LE.U SRL_LE# 0 RETH_PWRLE.U 0 Foxconn-QT P-MP J 0 0 TV_/R, TV_Y/G, TV_OMP, SWITH & LE QUNT OMPUTER Size ocument Number Rev M ate: Friday, July, 00 Sheet of E

29 OUT VRUN VRUN VSUS FN_PWM R 0K.U_00 00P U LM R 0K.U_0V R.K N0U Q FN VFN U R 0K FN J FN_TH MOLEX--00, THERMTRIP# VTT R.K Q 0 THERMTRIP# needs to be placed near Guardian I. R.K.U THERM TF_INT# RT:. Mitsubishi % 00 0K ohm@ degree. P/N: TH-h0FT. Panasonic % 00 0K degree. P/N:ERTVG0F THERM VSUS RT should be placed near R. R0 VSUS./F RT_PWR_V.U 0.U VSUS.U R 0.K/F R.K/F,, T_SM,, LK_SM THERM THERM, ELY_IMVP_PWRG V_PWROK R 00P 00P, POWER_SW# 00K THERMTRIP# THERMTRIP# T_SM LK_SM R K R K R R K R K 00K 0 U THT_SM THLK_SM SMRSEL REM_IOE_P REM_IOE_N VSUS VSUS_PWRG RT_PWRV V_PWROK# POWER_SW# THERMTRIP# THERMTRIP# TF_INT# VP RESSERVE REM_IOE_N REM_IOE_P 0 THERMTRIP# THERMTRIP_SIO THERM_STP# VSET HW_LOK# INTRUER# VP 0 00P Q VLW R0 00K R.K/F RT TH-H0FT t degree RHU00N0 R 0 VSUS R0 0K THERMTRIP_SIO V_L_SIO# U GN TOVER THERMTRIP# GN VSUS HYST V MX0UKP00/LMIM.U R 0K U=LM GN V HYST 0 degree degree U=MX0 GN V HYST degree 0 degree EMN00 THERM_STP# 0, INTRUER# Notes: Vset=(Tp-)/ Where Tp= to 0 degree Set trip point=0 degree c Vset = (0-)/= 0. V Guardian temp-tolerance= /- degree FN & THERML QUNT OMPUTER Size ocument Number Rev M ate: Friday, July, 00 Sheet of

30 VRUN L LM0S 000P VRUNF.U.0U 00.0U.U V V=.V 0.U.U_0V VRUNF R 0K/F_N V R0 U_0V K/F_N U Vout YP GN Vin EN TPS.U VSUS.0U U_V VRUNF UIO_V_ON R.K V_U VSUS VSUSF L LMPGSN 0U_0V.U.U.0U Vset=.V U PHONE R 0 YPSS_GN N_MIIN 0 P_SPKRIN.U.U_N PHONE YPSS_GN.U_00.U_0V _L _GN _R _N_MIIN 0.0U 0.U P_EEP PHONE UX_L UX_R MI _L R MI V V V V JK SENSE0 N/ SPK_SHUTOWN# LINE_OUT_L LINE_OUT_R MONO_OUT I0 I VREF VREFOUT U SPKR_L SPKR_R VREFI _REF 000P_0V ENTER_OUT_ P T P T.U_0V.U.U 0 000P.U_00 JP udio_jp 0 MONO_PHONE N_MIIN EEP SPKR PM_SPK#.U_N NSZ VSUSF R_P_SPKRIN 0U_0V_N R 0K R.K.U 000P_N P_SPKRIN 000P_N R 0_00 R 0_00 R 0_00 R 0_00 R 0_00 R 0_00,0 I_RESET# I_STO_UIO I_STO_UIO R I_STIN0 I_SYN_UIO _N P_N,0 I_ITLK_IH _R _GN _L I_SYN_UIO R _N P_N U_0V 0P_N U_0V U_0V R 0 YPSS_GN 0.U R 0 M_OE R0 0 Y P_N.MHZ-SX0G_N I_ITLK INT R _GN INT L XOUT XIN P_N LINE_IN_L LINE_IN_R RESET# I_ITLK ST_OUT R_I_STIN0 IT_LK ST_IN 0 SYN R 0 XTL_OUT XTL_IN, HP_N_SENSE HP_OMM JK SENSE N/ 0 RHU00N0 Q V 0 U_0V VSUS FLT FLT N/ P HP_OUT_L HP_OUT_R 0 PR-S-00K FLT FLT ST0 P RP R UIO_G0 UIO_G YPSS_GN VIEO_L VIEO_R EP EP SPIF R 00K SPIF_SHN N_MUTE R 000P_0V 000P_0V.U RHU00N0 Q R 0K HP_SPK_L HP_SPK_R SPIF K_N K SPK_SHUTOWN# EP RHU00N0 Q ENTER_OUT_ SPKR_L U_N SPKR_R 0 SPK_SHUTOWN#.U_0V.U_0V.U_0V.U_0V.U_0V GINO GIN V 0 0 d 0 0d 0.d.d HNGE PKGE _SPKR_L _SPKR_R MP_YPSS UIO_G0 UIO_G VSUSF R0 U R 0K_N V ENTER_OUT_ ENTER_OUT_ IN SHUTOWN# YPSS TP0_N U_N 0 U V V V RIN LIN YPSS GIN0 GIN FN0 OE VO LOUT LOUT- LIN- RIN- VO- SE/TL# GN 0K_N ROUT ROUT- N SE/TL SHUTOWN INT_SPK_R INT_SPK_R INT_SPK_L INT_SPK_L QUNT OMPUTER R 00K SPK_SHUTOWN# Size ocument Number Rev M ate: Friday, July, 00 Sheet 0 of GN GN 0 GN INT_EN_SPK_R INT_EN_SPK_R R 00K_N INT_SPK_R INT_SPK_R INT_SPK_L INT_SPK_L

31 EMI 000P L LM0S V R0.K L FM RT_.V 0 INT_SPK_L 0 INT_SPK_L 0 INT_SPK_R 0 INT_SPK_R 0 INT_EN_SPK_R 0 INT_EN_SPK_R L LM0S L FM L FM L FM L FM _N L FM _N JSPK P_0V.U_0V L LMS EXT MI JK 0 N_MIIN 000P_0V R 00/F L LMS R.K ON MONO MI 0P 0 0P HP_N_SENSE 0 LINE OUT SUYIN-R-G VRUNF HP_N_SENSE,0 HP_N_SENSE 0 R VRUN U_0V 00K 0 0 HP_SPK_L HP_SPK_R HP_SPK_L HP_SPK_R HP_SPK_L U_0V U_0V HP_SPK_R U_0V U INL P N INR PV 0 SV SHNL SHNR P S PGN SGN OUTL OUTR N N N N N N 0 HP_SPK_L HP_SPK_R L LMS L LMS HP_SPK_L HP_SPK_R 0P 0P MX U_0V UIO ONN QUNT OMPUTER Size ocument Number Rev M ate: Friday, July, 00 Sheet of

32 , LN_PWROK V_LN R 0K Q LN_LK LN_RSTSYN LN_TX LN_TX LN_TX0 LN_RX LN_RX LN_RX0 LN RHU00N0 LN_LK 0 P_N R LN_RSTSYN LN_TX LN_TX LN_TX0 LN_RX LN_RX LN_RX0 R 0/F R /F 0 0 U JLK JRSTSYN JTX JTX JTX0 JRX JRX JRX0 V0 ISOL_TK ISOL_T ISOL_EX TOUT TESTEN _ P_ P_ R_ R_ RIS0 RIS00 LN PHY TP TN RP RN V_ V_ VP_ VP_ V V VT_ VT_ VT_ VT_ VR_ VR_ TLE SPLE LILE X X 0 0 R R /F R VET VET LN_TLE# LN_SPLE# LK_LN_X LK_LN_X TXOP TXON RXIP./F./F RXIN 0 00P RXIP RXIN LN_TLE#, LN_SPLE# LILE# TXOP TXON ET QI P/N : JW000 hange the PHY to the EM version to support Heartbeat. Remote System Managemnt features that aytona must have Y MHz P /- 0 ppm P V_LN VET L0 FMJHM0 0U_.V XR 0.U 0.U.U.U VET.U_0V.U.U LN INTERFE QUNT OMPUTER Size ocument Number Rev ustom M ate: Friday, July, 00 Sheet of

33 E Match trace length LYOUT NOTES: Match total length of chip side Rx and Tx pair traces /-0mil Match length of cable side Rx and Tx pair traces /- 0 mil Total line TX to TX- and RX- and RX should be matched within 0 mils. Keep 0mil space between pairs and other traces.pairs are 00ohm differential, R?/F_N V_LN R TXOP_ TXOP _nh_% Y OK_TP OK_TP R TXON_ TXON _nh_% Y OK_TN OK_TN R RXIP_ RXIP 00_nH_% Y 0 OK_RP R00 OK_RP RXIN_ RXIN 00_nH_% Y OK_RN OK_RN GN U0 V 0.U / G R 0K R?/F_N R?/F_N OKE, PILI00Q R R0 V_LN /F?/F_N, LN_TLE# QP/N:TZ00 0 R0 00K_N Q LN_SPLE# HI LO SPEE 0M 00M LOW---00M/LINK V_LN V_LN TXOP_ RXT H00-Pulse Pulse PN: H00. Intel highly recommends this Mag V_LN 0K V_LN V_LN V_LN TEU R U U HIGH---0M/LINK 00K U LN_SPLE# R RF LILE# 0 H00 0 H00 Q H00 LNGN R0 WLN ON 0M_LE# R R 0/F_N 0 0P_N 0K RF Q TEU L TI TTI TXON_ T-I RXIP_ RO RXIN_ R-O 0 000PF RTO V_LN Transmit Receive R 00K R 00K V_LN TXO TTO TX-O RXI RTI RX-I.U U H00 0 R /F R /F 000P_KV 0 R 0 RHU00N0 R /F R /F PV GN LN JK V_LN PX RJ_TXP RJ_TXN RJ_RXP RJ_RXN ON QUNT OMPUTER MP MP-0--P LE_YN Y 000P_KV 0 LILE# LN_SPLE# WLN ON U SH R 0./F WLN_LE_T 00M_LE# R 0K_N T R 0 Size ocument Number Rev M 0 LE_YP LE_GN LE_GN/P LE_GP/N O HSGN HSGN G ate: Friday, July, 00 Sheet of E

34 VRUN Total require /W, ~. ohm RP0 IR_LE PR- 0.U_0V.U RP.U IRTX IRRX IRMOE Total require /W R PR-S-0 FIR_V IRTX IRRX IRMOE R U IRE IRE TX RX S/MOE V MOE GN TFU0F 0K.U_0V.U 0K U GN GN TOVER EXTTS0 VRUN U0 EXTTS0, GN TOVER EXTTS0 EXTTS0, GN VRUN HYST V MX0UKP00/LMIM_N HYST V MX0UKP00/LMIM_N R 0K_N.U_N R 0K_N.U_N U=LM GN V U=LM GN V HYST 0 degree degree HYST 0 degree degree U=MX0 U=MX0 HYST GN degree V 0 degree HYST GN degree V 0 degree FIR QUNT OMPUTER Size ocument Number Rev M ate: Friday, July, 00 Sheet of

35 SMUS VI MOEM LP MOEM OK SMbus attery h harger h IE I/F 0h -Y h SIO h SPIF VG S-VIEO US LN OK/PR Microprocessor -- H OK US/IE Interface(FX) -- H SMUS RESS : R0 OK_OWNS_PI M ocking Station onn. Friday, July, 00 Size ocument Number Rev ate: Sheet of QUNT OMPUTER VI_T VI_T- VI_T VI_T- VI_T VI_T- VI_T VI_T- OK_ET# OK_ET# OK_PWR_SR OKE OK_ET# GROUN OK_PWR_SR VLW _IN VLW OK_PWR_SR _IN VRUN VRUN PWR_SR VSUS V_LN.U_0V 0 000P 000P R 0K 0.U_0V_N 000PF.0U_N.0U_N R.P.U_0V R K R K R 0K R0 0K Q TEU R 0K J MP--0P_0 P P P P P P P P S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S0 S S S S S0 S S S S S0 S S S S S0 S S S S S0 S S S S S S S S S S S S S S S S S S S0 S0 S0 S0 S0 S S S S S S S0 S S S S S0 S S S S S0 S S S S S00 S0 S0 S0 S0 S0 S S S S S0 S S S M S S V V V V V V V V S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S0 S S S S S0 S S S S S0 S S S S S0 S S S S S0 S S S S S S S S S S S S S S S S S S S0 S0 S0 S0 S0 S S S S S S S0 S S S S S0 S S S S S0 S S S S S00 S0 S0 S0 S0 S0 S S S S S0 S S S M S S R 00/F R 00/F R0 00K.U_00 R0 00K Q RHU00N0 U SH0 R0 00K R0 0_N J MP--0P_0 S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S0 S S S S S0 S S S S S0 S S S S S0 S S S S S0 S S S S S0 S S M0 S0 S0 S0 S S S S S S S S S S S S S S S S S S S S S S S S S S0 S0 S0 S S S S S0 S S S S S0 S S S S S0 S S S S S0 S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S S0 S S S S S0 S S S S S0 S S S S S0 S S S S S0 S S S S S0 S S M0 S0 S0 S0 S S S S S S S S S S S S S S S S S S S S S S S S S S0 S0 S0 S S S S S0 S S S S S0 S S S S S0 S S S S S0 S S S S R 0./F Q FS LK_SM VI_LK- VI_LK VI_TX0 VI_TX- VI_TX VI_TX0- VI_TX- VI_TX OK_SM_T OK_SM_LK T_SM PS_I, _SERIRQ RING 0 _LRQ# LK_K OK_VG_RE M_VI_SLK VI_ETET _LFRME# TIP 0 OK_VG_LU OK_VG_GRN TV_/R, SPIF 0 0M_LE# 00M_LE# _L _L _L _LKRUN# VSYN TV_OMP, TV_Y/G, HSYN LN_TLE#, _L0 OK_SIO_LERT# OK_LK_ OK_T_ PLK_OK H_LE OKE, US_V- US_V T_K OK_RN OK_RP OK_TN OK_TP OK_PWR_EN M_VI_ST OK_SM_INT# OK_ET#

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031 MOEL REV HNGE LIST Model Page T/ M OR FROM TO T/ M TM00 TM00 PGE --- Enable LKM from clokc generator for the PLL circuit of, and disable the ocsillator circuit of PI PLL. PGE --- Remove H/W shutdown circuit

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

BF4 BLOCK DIAGRAM. Mobile P4 prescott or Celeron prescott. North Bridge: 852GME (Montara-GT) Sourth Bridge: ICH4-M. Clocking

BF4 BLOCK DIAGRAM. Mobile P4 prescott or Celeron prescott. North Bridge: 852GME (Montara-GT) Sourth Bridge: ICH4-M. Clocking F LOK IGRM PU OR V PG, POWR IRUIT PG.. TTRY HRGR PG Mobile P prescott or eleron prescott Pins (Micro-FPG) PG, PU Thermal Sensor PG locking K PG PS R-SOIMM PG R-SOIMM Primary I - H PG R SRM.V LVS L Panel

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

QUANTA COMPUTER INC.

QUANTA COMPUTER INC. QUNT OMPUTER IN. PGE ontent PGE ontent 0 0 0 T PGE OVER T LOK IGRM NW/PS (HOST US) NW/PS (POWER/N) MH (Host bus) MH (GP bus & HU I/F) GMH (PWR & GN) GMH R- & R- IH-M(PU,PI,IE) IH-M (US,HU,LP) IH-M(POWER&GN)

More information

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23 E-UM ESIGN VER : RUN POWER SW PG /TT ONNETOR TT HRGER PG PG othan ( Micro-FPG) PG, / V_SR VSUS PG PU VR PG LOKS PG R-SOIMM PG, R-SOIMM PG, MHZ R I FS MHZ lviso GM/GML PG PG,,,0, LVS TVOUT VG Panel onnector

More information

PA1A BLOCK DIAGRAM NWD/PRESCOTT / SPRINGDALE

PA1A BLOCK DIAGRAM NWD/PRESCOTT / SPRINGDALE P LOK IGRM NW/PRSOTT / SPRINGL /TT ONNTOR TT HRGR PG PG NW/PRSOTT Pins (Micro-FPG) PU Thermal Sensor PG locking K PG PU OR ISL PG, / MX PG PG R-SOIMM R-SOIMM Primary Master I - H PG HNNL R SRM.V, MHz.

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

VIA Apollo ProMedia Board Schematics

VIA Apollo ProMedia Board Schematics VI pollo ProMedia oard Schematics 0TF TITLE SHEET No. OVER SHEET SOKET 0 PROESSOR, NORTH RIGE VT0/, SOUTH RIGE VT/, LOK SYNTHESIZER GTL+ US N PULL UP RESISTORS SRM IMM SLOTS / 0 PI SLOT & PI SLOT PI SLOT

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

MODEL REV CHANGE LIST ZL9. Preliminary Release

MODEL REV CHANGE LIST ZL9. Preliminary Release E MOEL REV HNGE LIST ZL Preliminary Release Page : dd.pf for Signal quanlity Page : dd R0 0om for UM. Page : seprate STLE# for IE interrupt. Page :add R 0ohm for M-T. Page : enlarge H,H to mm for VG sink

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP MU ROOTIS / ORO MU_NRESET R_[0..] R_[0..] R_ R_ R_ R_ R_ R_0 R_0 R_ R_ R_ R_ R_ R_ OTG_S_VUS OTG_S_N OTG_S_P OTG_S_I OTG_S_O OTG_S_PWR OTG_S_I OTG_S_N OTG_S_P OTG_S_O OTG_S_VUS UT_USER UT_USER SW_USER

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

GIGABYTE GA-6OXT Reference Schematics

GIGABYTE GA-6OXT Reference Schematics E GIGYTE G-OXT Reference Schematics Revision :.0 TITLE OVER SHEET INTEL PIII SOKET-0 GMH (INTEL EP ) SRM SOKET (IMM,IMM,IMM) GP SLOT IH (INTEL 0) LOK SYNTHESIZER PI SLOTS ( PI,PI,PI,PI,PI ) FWH ( SST SL00

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0 0 - limentacion 0 - onector Externo 0 - daptacion Puerto Serie 0 - Modem SIM00 TT_VOLTGE VN_ TX TX_U RX_GSM RX_GSM HRGE_STTUS P. RX RX_U TX_GSM TX_GSM ST_ ST_ P. P. P. P. R 0 R 0 TR_U RI_U TR_GSM TR_GSM

More information

MA1 SYSTEM BLOCK DIAGRAM. Intel Dothan/Yonah Processor. 478 ufcpga. VinaFix.com P3,4. FSB 533/400MHz. Alviso-GM GMCH PCI-EXPRESS 82875GM/GME

MA1 SYSTEM BLOCK DIAGRAM. Intel Dothan/Yonah Processor. 478 ufcpga. VinaFix.com P3,4. FSB 533/400MHz. Alviso-GM GMCH PCI-EXPRESS 82875GM/GME M (.V &.VSUS ) P M SYSTEM LOK IGRM 'TL.M S ( VP.V ) S ( VG_ORE ) M ( VPU & VPU) M ( PU_ORE ) TTERY HRGER TTERY SELET ISHRGE TO Port Replicator MI IN JK P H (PT OR ST) V YV H(PT & P ST)/-ROM/US F Line-in

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

POWER Size Document Number Rev Date: Friday, December 13, 2002

POWER Size Document Number Rev Date: Friday, December 13, 2002 R0 [ /W 0 0.00uF/00V - D0 KP0M L0 L D0 N 0 00uF/00V 0 0.uF R0 M [ /W R0 M [ /W R0 M [ /W R0 M [ /W 0 0.00uF/KV D0 PS0R 0 0uF R0 00K [ W D0 FR0 R0 0 [ /W O O T0 O,, POWER X'FMR 0, D0 DQ0 R [ /W 0.00uF/00V

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/ Power power.sch udio SOUN_OUT audio.sch Phi P[0..] P[0..] Phi P[0..] P[0..] PU Phi P[0..] P[0..] [0..] [0..] I/O MP ROMIS Phi [0..] [0..] I/O MP ROMIS Phi UL [0..] [0..] VI_S MP ula.sch LUE RE SYN M[0..]

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

DOCUMENT NUMBER PAGE SECRET

DOCUMENT NUMBER PAGE SECRET OUMENT NUMER PGE SERET / SERET OUMENT NUMER PGE / Spartan onfiguration SPI Flash Q S V W/VPP HOL VSS U MPVME R 0 R.K 0.U 9 IO_LP 0 IO_LN VREF_ G IO_L9P_ G IO_L9N_ F IO_L0P_ F IO_L0N_ IO_L9P_ IO_L9N_ 0

More information

3JTech PP TTL/RS232. User s Manual & Programming Guide

3JTech PP TTL/RS232. User s Manual & Programming Guide JTech PP-00 TTL/RS User s Manual & Programming Guide Revision. J Tech o., Ltd. Fu-Hsing N. Rd., F Taipei, Taiwan Tel: +--00 9 info@jtech.com.tw JTech (J Eng.), Inc. E. Valley lvd., Suite ity of Industry,

More information

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2.

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2. +.0V IN J PJ-0 _ONN VUS JP JUMPERT VUS_FP 00 F FERRITE_E..V U TPS0 GN F TGN PF R.K % VP. R K %.V /.V ORE.V I/O U TPS0 JP VP JP HR VP_GL U TPS0 R.K LM0EM -. JP HR VORE_GL VORE. GN F TGN 0 PF R.K % R K %.

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface. S J TXR0 TXR TXR TXR[:0] TXR TXR LK TX[:0] TX0 TX TX0 TX TX TX TX TX TX TX TX TX TX TX TX TX R 0K R 0K J J0 PIV R 0K TXPR R0. H/E0 H/E H/E TXLV TXSO J J HRST HLK HPERR HGNT HISEL HEVSEL HSTOP HTRY HIRY

More information

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14 A ISIONS ZONE LTR ESRIPTION ATE APPROVE A INITIAL RELEASE --_0:0 J 0 0 0,,,, AF JP PAR [:0] ON PIV 0 SO LAV EN LK PHYS M LK STAT_A M0 M R R R R R R R 0K J J AR AR[:0] AR AR AR AR0 AR AR[:0] AR AR AR AR0

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

Renesas Starter Kit for RL78/G13 CPU Board Schematics

Renesas Starter Kit for RL78/G13 CPU Board Schematics Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port

More information

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5. lock iagram I R Select I/SPI Mode Select MLK Source ommunication PG. US to I/SPI IS Signals PG. nalog Inputs PG. IS Interface Line-In / Microphone nalog Outputs PG. Headphone SGTL PG. igital Header P PSI

More information

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31] V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH

More information

MS Version 0A 06/21/2001 Update. CPU: Willamette/Northwood mpga-478b Processor. System Brookdale Chipset:

MS Version 0A 06/21/2001 Update. CPU: Willamette/Northwood mpga-478b Processor. System Brookdale Chipset: over lock iagram GPIO Spec. lock Y & T IE ONNETORS MS- Version // Update INTEL (R) rookdale hipset Willamette/Northwood pin mpg- Processor Schematics mpg- INTEL PU Sockets - INTEL rookdale MH -- North

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia MicroL MicroLon.Sch Timers_nalog Timers_nalog.Sch IO ufferingsch IO uffering.sch Power Supply Power Supply.Sch Mitsubishi ackplane oard ate: THE UNIVERSITY OF NEWSTLE University rive allaghan NSW 0 ustralia

More information

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND TP RN V_ORE N_ N TP LKORY_ N_ LKORY S S_ TP RE TP LU EUT_ VP SLK SLK V V_E VIOLET TP VP XTL XTL R LKORY_ RN R TP LKORY_ N_ TP LKORY_ N_ LKORY S S_ RE TP LU EUT_ TP VP SLK V V_E VIOLET TP VP XTL XTL RN

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3 MU THERMISTOR- MU LI_RX LI_TX LI_RX LI_TX MX_TX MX_RX MX_/RE MX_E MX_TX MX_RX MX_/RE MX_E MX_LI +.V_MU R 0K R 0K R R R R LE_POWER_STGE - Out GN J LE- -V LE Power Stage LE_POWER_STGE - Out GN J LE- -V LE

More information

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2 --00_: RV;E,F,G,H,J,K,L,M,N,P,R V;H,H,J,J,K,K,L,L,M,M,N,N,P,P V;,,,,,,,E,E,F,F,G,G SMOE MOE S EXP EXP EXP0 HIPI HIIPI HIPI HIPI0 EXTFILTER GN_ GN_0 IN- IN+ EN- EN+ VREF V_ES N RY PLK PULK LK SYN SYN SYN

More information

MS-6524 SIS 645/650 CHIPSET Willamette/Northwood 478pin mpga-b Processor Schematics

MS-6524 SIS 645/650 CHIPSET Willamette/Northwood 478pin mpga-b Processor Schematics Last Schematic Update ate: // MS- SIS / HIPSET Willamette/Northwood pin mpg- Processor Schematics PU: Willamette/Northwood mpg- Processor System rookdale hipset: SIS / (North ridge) + (South ridge) On

More information

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE -0 Power us and Switches V OR V JK RIK VINT VINT JK

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM MU LE POWER STGE MU MX LI LI_TX LI_RX THERMISTOR- MX_RX MX_TX MX_E MX_/RE EN_ EN_ EN_ EN _ V LE Power Stage LE POWER STGE LE+ LE- LE+ LE- R R 0 J 0 Way 0 LI_TX LI_RX MX_RX MX_TX MX_E MX_/RE V LE Power

More information

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT LTER YLONE III EP evelopment & Education OR SHEMTI ONTENT PGE TOP MEMORY OVER PGE, TOP SRM,FLSH 0 ~ 0 0 ~ 0 ISPLY VG, LE, SEGMENT 0 ~ 0 IN/OUT LOK, PS, RS, UTTON, SWITH, ONNETOR,S R 0 ~ FPG yclone II EP

More information

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information.

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information. PGE PGE X00 & X00 hip H/W onfiguration Pins MHz rystal RJ- onnector o H ebugger onnector I onfiguration EEPROM (T0) Power and y-pass apacitors Serial us Schematic: I : I EEPROM SPI : T EEPROM (optional)

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

H-LCD700 Service Manual

H-LCD700 Service Manual H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug

More information

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2 INPUT V INPUT V PGE PGE OMMUNITIONS OMMUNITIONS PGE INPUT V INPUT V PGE INPUT V INPUT V PGE POWER ISTRIUTION POWER ISTRIUTION PGE INPUT V INPUT V PGE LOK ISTRIUTION LOK ISTRIUTION PGE USF USF.prj 0th ve.

More information

Centrino DOTHAN CELEROM-M. Page : 3, 4 PCIE. HOST BUS 533MHz HOST BUS 400MHz ALVISO 1257 BGA LVDS RGB TVOUT. Page : 5 ~ 8 DMI I/F PCIE ICH6-M 609 BGA

Centrino DOTHAN CELEROM-M. Page : 3, 4 PCIE. HOST BUS 533MHz HOST BUS 400MHz ALVISO 1257 BGA LVDS RGB TVOUT. Page : 5 ~ 8 DMI I/F PCIE ICH6-M 609 BGA V /.V / V Page :.V /.V Page :.V /.V /.V Page : PU ORE Page :.V Page : TTERY HRGER Page : TTERY SELET Page : VPU V_LWYS V V V_S VSUS VSUS.VSUS.V.V MVREF_M SMR_VTERM.V_S.V GP_V (.V).VT VTT V_ORE VG_ORE.V_VG

More information

U1-1 R5F72115D160FPV

U1-1 R5F72115D160FPV pf R NF_ X MHz, pf ON_XTL ON_EXTL R R NF_,,,, R NF_ R NF_ R R,,,, M M M_LK M_LK SEMn TI TMS TK TRSTn K R K R K R K R EXTL XTL M M M_LK M_LK TESTM SEMn TI TMS_WTX TK_WSK TRSTn_WRX U- RFFPV VREF VREFVSS

More information

Power. Video out. LGDC Subsystem

Power. Video out. LGDC Subsystem Power LE_UX# LG Evaluation System: Mainboard Revision: P Reference I: 00 # Video out LG Subsystem _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I/O ISP_LK I[..0] ISP_[..0]

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1 SI_x_NLG_H_[:] P P SI_x_SPI_MISO SI_x_SPI_MOSI SI_x_SPI_LK SI_x_SPI_S FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_

More information

Cover Sheet. Block Diagram DDR SLOT DDR TERMINATOR AGP SLOT PCI SLOTS LAN CONTROLLER

Cover Sheet. Block Diagram DDR SLOT DDR TERMINATOR AGP SLOT PCI SLOTS LAN CONTROLLER over Sheet lock iagram MIN LOK EN & R LOK UFFER MS- VERSION: SIS / HIPSET Willamette/Northwood pin mp- Processor Schematics mp- INTEL PU Sockets SIS / NORTH RIE R SLOT R TERMINTOR - - SIS SOUTH RIE - PU:

More information

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND R White R Red _TX_Q_P J 0-0 0 _TX_I_P _TX_I_N _TX_Q_P _TX_Q_N L _TX_I_P _TX_I_N.R -d ttenuator.r.r 00pF_0V JP SM _TX_Q_P _TX_Q_N _TX_Q_P _TX_Q_N GN VV VV VV_TX VV VV VV_TX Modulator L L PowerSupply J POWER

More information

HIgh Voltage chip Analysis Circuit (HIVAC)

HIgh Voltage chip Analysis Circuit (HIVAC) ate: esigner: RWING NO: SLE: SHEET: OF TOP MK HIgh Voltage chip nalysis ircuit (HIV) March H_I_RSEL H_I_RSEL H_I_SEL H_I_ H_I_ H_I_ H_I_SEL H_I_SW H_I_S H_I_S H_I_S H_I_P H_I_P H_I_P H_I_P H_I_PSH H_I_PSL

More information

SCHEMATIC AD9265 EVALUATION BOARD REV. DRAWING NO. 02_A03421 RELAY CONTROL CHART A A DE N V C L O REVISIONS JUMPER TABLE S.

SCHEMATIC AD9265 EVALUATION BOARD REV. DRAWING NO. 02_A03421 RELAY CONTROL CHART A A DE N V C L O REVISIONS JUMPER TABLE S. THIS RWIN IS THE PROPERTY OF NLO EVIES IN. IT IS NOT TO E REPROUE OR OPIE, IN WHOLE OR IRT, OR USE IN FURNISHIN INFORMTION TO OTHERS, OR FOR NY OTHER PURPOSE ETRIMTL TO THE INTERESTS OF NLO EVIES. THE

More information

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS +V Host MSP +V R MSP_SS MSP_MOSI MSP_MISO V_HOST MOTOR_T_VSNS_ OMMS_MOSI OMMS_MISO OMMS_SLK OMMS_SS URT TX URT RX V V V V P._T._M_RTLK VRF-_VRF- P._T._TLK_OUT VRF+_VRF+ P._T._TLK_OUT P._T._UST P._T._UST

More information

J400 C UF,50V,20% V-STBY 10.0K,1%,1/4W R63 R61 1M,5%,1/4W V-STBY R K,1%,1/4W AC-OK RY3A R11INT 1 NC NO COM 47K,5%,1/4W R11

J400 C UF,50V,20% V-STBY 10.0K,1%,1/4W R63 R61 1M,5%,1/4W V-STBY R K,1%,1/4W AC-OK RY3A R11INT 1 NC NO COM 47K,5%,1/4W R11 MNL-PIN J MNL-PIN J MNL-PIN J MNL-PIN J J00-00 MNL-PIN J MV J MNL-PIN PHS-REF (Sh. ) IN-RET (Sh.,) -OK (Sh. ) HOT-IN 0V(US) 00V(INT) MV LIN-XFER (Sh. ) +V OOST (Sh. ) TRIM (Sh. ) MNL-PIN MNL-PIN 0V(US)

More information

SVT-2 REV : 3C

SVT-2 REV : 3C / ( VRM & VR0 ) MX0 P / ( VRM ) MXETG P / ( VRM & V0R ) MX & F P / ( VM & VM ) MX0ETU PU ORE ( VPUORE ) ISL HRGER MXETI TSURUMI KVT P P P0 ( V & V & VR & VR ) P R II SOIMM0 R II SOIMM VR R_VREF V0R P,0

More information

Stand by & Multi Block

Stand by & Multi Block _NEUTRL LX0S _LIVE 0.,.0mH + 0%, - 0% HOT Stand by & Multi lock TM0S MULTI TRNS(EER) M /KV RM0 M0 K/W(R) /00V M SFF00G(00V/0) 0 M0 M0 UF00 UF00 M UF00 OL M.uF/0V(L0W) QM OL S-GN ZM MMZVTG RM RM 00K(0)F

More information

BL1 CELERON-M/PENTIUM-M. VF-co-cc. INTEL Mobile_479 CPU. Page:2, 3 HOST BUS 400MHZ NB RC410MB/RC410MD ATI. Page: 5, 6, 7, 8 2X PCIE.

BL1 CELERON-M/PENTIUM-M. VF-co-cc. INTEL Mobile_479 CPU. Page:2, 3 HOST BUS 400MHZ NB RC410MB/RC410MD ATI. Page: 5, 6, 7, 8 2X PCIE. PU ORE SENTEH S VPU V_S/VSUS V VSUS/V V/V.V_S MXIM MXETJ.VSUS/.V.V MXIM MXEEI.V SENTEH S*.VSUS.V GMT G Page: Page: Page: TTERY HRGER MXIM MX Page: Page:, Power State Table Power Name ontrol Signal V_ORE

More information

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT

More information

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev.

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev. nrf0-mk V.0 n Open-Source, Micro evelopment Kit for IoT pplications using the nrf0 So Revision History Function escription Page Rev. escription Title Sheet V.0 The First Release Power Supply US.0 Hub PLink

More information