BF4 BLOCK DIAGRAM. Mobile P4 prescott or Celeron prescott. North Bridge: 852GME (Montara-GT) Sourth Bridge: ICH4-M. Clocking

Size: px
Start display at page:

Download "BF4 BLOCK DIAGRAM. Mobile P4 prescott or Celeron prescott. North Bridge: 852GME (Montara-GT) Sourth Bridge: ICH4-M. Clocking"

Transcription

1 F LOK IGRM PU OR V PG, POWR IRUIT PG.. TTRY HRGR PG Mobile P prescott or eleron prescott Pins (Micro-FPG) PG, PU Thermal Sensor PG locking K PG PS R-SOIMM PG R-SOIMM Primary I - H PG R SRM.V LVS L Panel North ridge: PG GM R.G. RT port (Montara-GT) ufg PG GP X,Mhz,.V PG,, ()MHz, HU I/F LVS R.G. VG daughtor card GPU ontroller: NVM G PG Video RM M Secondary I - O HPHON JK PG MI JK PG US PORT UIO MP TP PG PG PG UIO O PG T US Sourth ridge: IH-M G PG,,.V LP, MHz MINI-PI SOKT PG PG MHz,.V PI thernet ontroller MKF/ MKF PG RUS PI PG TRNSFORMR PG R US SLOT PG RJ RJ K (W/): Super IO: P P FN, PG PS/ PG Trackpoint PG Pins LQFP Keyboard PG PG FLSH PG F PG Pins TQFP Serial PG PG Parallel PG Size ocument Number Rev LOK IGRM ate: Monday, March, Sheet of PROJT :F Quanta omputer Inc.

2 TL OF ONTNTS P: LOK IGRM P: UIO MP & POWR P: TL OF ONTNTS P: UIO JKS & H/W THROTTLING P: LOK GNRTOR P: L ONNTOR P: NORTHWOO (HOST US) P: RT ONNTOR P: NORTHWOO (POWR/) P: F, P P & TP P: GMH-GM (HOST, HU, LVS) P: H & O P: GMH-GM (R) P: US PORTS P: GMH-GM (POWR/) P: SUPR I/O P, FIR & LPT P: R SO-IMM P: PU, FLSH ROM & PS/ P: IH-M (PU, PI, I) P: KYOR, FN & FWH P: IH-M (US, HU, LP) P: V &.V SYSTM POWR P: IH-M (POWR, ) P:.V &.V P: MKF LN ONTROLLR P:.V P: LN TRNSFORMR & ONN. P: TTRY HRGR P: PI RUS ONTROLLR P: PU V OR POWR P: RUS SLOT P: PU V OR POWR P: MINI PI & I/F P: VG UTHR R ONN P: UIO O P: RMRK PROJT :F Quanta omputer Inc. Size ocument Number Rev TL OF ONTNTS ate: Monday, March, Sheet of

3 SL SL SL PU GP PI Reserved m ( MX. ) L HIQR- * : Not Installed SM_LK SM_T XIN Y R M_IH R.MHz/PF U M M_RF P XTL_IN RF XOUT R_HLK_MH R /F *P P V XTL_OUT PU R_HLK_MH# R /F V V PU# LK_PWRN# R_HLK_PU R /F LK_MH_LK STP_PI# PWR_WN# PU LK_MH_LK R_HLK_PU# R /F LK_MH_LK# STP_PI# STP_PU# PI_STP# PU# LK_MH_LK#, STP_PU# R R R PU_STP# HLK_PU K PM_VGT# PU HLK_PU K K HLK_PU# PWRG# PU# HLK_PU# V R *K SLPS_LK SLPS_LK.U_ RF_OUT RFSSLK_ R K LKV_V.U_.U_.U_.U_ P P U/V/U.U_ V P R R V L HIQR- K SLPS_LK SLPS_LK SLPS_LK R /F U/V/U LKV_V LKV_V LKV_V K IRF K_MULT LK_MV.U_ V U SLK ST SL SL SL V_RF V_PI_ V_PI_ V_V_ V_V_ V_PU_ V_PU_ IRF MULT V_MHZ _MHZ ISGT L HIQR- K- V V_KG _RF _PI PI V V_.U_.U _IRF _PU L V_ V_/VH IN/V_ /V_ /V_ /V_ PI_F PI_F PI_F V HIQR- U/V PI PI PI PI PI PI PI M_US M_OT LK_SS R_LK_IH R_LK_MH R_LK_GP R_PLK_IH R_PLK_SIO R_PLK_K R_PLK_LN R_PLK_MINI R_PLK_PM R_LK_US R_RFLK R R R R./F./F./F./F R T /F R */F R T /F R /F R /F R /F T T R /F R /F R /F R /F R /F T R /F R /F R SS_LK_IN RFSSLK LK_IH LK_MH PLK_IH PLK_SIO PLK_K PLK_LN PLK_MINI PLK_PM LK_US RFLK SS_LK_IN LK_MH LK_IH PLK_IH PLK_SIO RFLK LK_GP M_RF LK_IH LK_MH LK_GP PLK_IH PLK_SIO PLK_K PLK_LN PLK_MINI PLK_PM LK_US RFLK P P U P V.U_ R LV P R P P LK_ M_SIO M_IH P P PT_SM PLK_SM V V el U,R,; dd? V V R.K Q RHUN Q RHUN R.K SM_T SM_LK SM_T, SM_LK, V,,,, HWPG RFSSLK V R K V R K PM_VGT# SS_LK_IN R RFSSLK_ *P Q TU V U LKIN V LKOUT ISM P# SLK ST RF_OUT SLPS PS FRQ. L MHz H MHz SLPS LK_PWRN# SM_LK SM_T RF_OUT V_OR R * V Q *MMT R *K SLPS_LK PLK_MINI PLK_PM LK_US LK_ PLK_LN P P HLK_PU HLK_PU# LK_MH_LK LK_MH_LK# M_SIO PLK_K P P P P *P P *P *P *P *P SUS#,, SUS# HH- HH- R K LK_PWRN# R *K *.U U *SH VR_PWRGOO, PROJT :F Quanta omputer Inc. R Size ocument Number Rev ustom lock Generator ate: Monday, March, Sheet of

4 epop ohm for Mobile epop ohm for esktop PU Monday, March, Size ocument Number Rev ate: Sheet of H#[..] H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# RY# SY# HRQ# HRQ# HRQ# HRQ# HRQ# HSTP# HSTN# HSTP# HSTP# HSTP# HSTN# HSTN# HSTN# HI# HI# HI# HI# HST# HST# H_IRR# HLK_PU# HLK_PU IGNN# FRR# M# ITP_TI ITP_TMS ITP_TRST# ITP_TK PM# PM# HTRY# RS# RS# RS# FR# HITM# HIT# PRI# HLOK# NR# PM# ITP_TO PM# HRQ# ITP_TK ITP_TRST# ITP_TO ITP_TMS ITP_TI PM# PM# PM# PM# ITP_R# PURST# S# PSLP_# ITP_R# TSTI PURST# TSTI TSTI PSLP_# INTR PUINIT# NMI PU_SLP# STPLK# SMI# THRM PROHOT# THRM H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H#[..] H# H# THRMTRIP# THRMTRIP# V_OR V_OR V_OR V V_OR V_OR V_OR V_OR R /F R./F R NORTHWOO RQUST PHS SIGNLS T PHS SIGNLS RITRTION PHS SIGNLS HOST LK THRML OF RROR SIGNLS SNOOP PHS SIGNLS RSPONS PHS SIGNLS ITP ONTROL SIGNLS U PU-P-UPG K K L K L M L M M N M N N N T R P P R T U P U T V R W T U V W Y L R J K J J H G V H G J K K L H H F W G V F G F J G H J H G F F F L G H M L J K H M N P M N M N N R P R R T T T T U U U V U V V W Y W Y Y Y G P V K R W F J P W F F Y Y F U W Y H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# ST# ST# RQ# RQ# RQ# RQ# RQ# S# P# P# INIT# IRR# R# NR# P# P# P# P# PRI# SY# FR# RY# HIT# HITM# INIT# LOK# MRR# RST# RS# RS# RS# RSP# TRY# # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # I# I# I# I# STN# STN# STN# STN# STP# STP# STP# STP# LK LK ITP_LK ITP_LK M# FRR# IGNN# INTR/LINT NMI/LINT SMI# STPLK# PM# PM# PM# PM# PM# PM# TO TI TK TMS TRST# R# THRM THRM THRMTRIP# PROHOT# PWRGOO SLP# OOTSLT TST TST TST PSLP# R R /F R. R. RN X R * R *. Quanta omputer Inc. PROJT :F R. R. R /F R K R HH- Q MMT R R R R H#[..] RY# SY# S# HRQ# HRQ# HRQ# HRQ# HRQ# HST# HST# HI# HI# HI# HI# HSTP# HSTP# HSTN# HSTN# HSTP# HSTN# PURST# HLK_PU HLK_PU# IGNN# FRR# PUPWRG M# RS# HTRY# RS# RS# HITM# HIT# FR# HLOK# PRI# NR# HSTN# HSTP# HRQ# PSLP#, SYS_SHN#, PU_SLP# INTR PUINIT# SMI# STPLK# NMI THRM PROHOT# THRM H#[..] OOTSLT THRMTRIP#

5 HK The divider must be within." U/.V/XR() * Under PU epop ohm for esktop epop R for esktop epop R for Mobile Northwood PU Monday, March, ustom Size ocument Number Rev ate: Sheet of PU_VI PU_VI PU_VI PU_VI PU_VI TSTHI TSTHI TSTHI TSTHI TSTHI TSTHI TSTHI RL_PU_V RL_PU_PLL PU_ PU_OMP PU_OMP SLPS SLPS TSTHI PU_VI VGTLRF V_OR V_OR V_OR V_OR V_OR V_OR V_OR V_OR V_VI V_OR V_OR V_OR V_OR V_OR V_OR V_OR V_OR V_OR V_OR V_OR V_OR V_OR V_OR V_OR V_VI V_OR V_OR.U/V <Temphar> R./F U/.V/XR *U/.V U/.V/XR U/.V/XR.U/V <Temphar>.U/V <Temphar>.U/V <Temphar>.U/V <Temphar>.U.U/V <Temphar> U/.V/XR.U/V <Temphar> U/V.U.U.U U/.V/XR U/.V/XR U/.V/XR U/.V/XR.U R./F.U/V <Temphar> R U/.V/XR R *.U/V <Temphar> U/.V/XR U/.V/XR U/.V/XR.U_.U U/.V/XR T U/.V/XR U/.V U/.V/XR RP PR- U/.V/XR.U/V <Temphar>.U U/.V U/.V/XR.U/V <Temphar> U/.V/XR U/.V/XR.U U/.V/XR T.U.U U/.V/XR.U/V <Temphar> U/.V/XR L.UH R./F U/.V/XR P NORTHWOO POWR VI MIS OF U PU-P-UPG F F F F L P F F F F F F F F F F F F F F F F F F VI VI VI VI VI VI VVI VSNS SNS V VVIL VIOPLL VIPWRG GTLRF GTLRF GTLRF GTLRF TSTHI TSTHI TSTHI TSTHI TSTHI TSTHI TSTHI TSTHI GHI# OMP OMP SL SL RSV RSV RSV RSV RSV V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V OPTIMIZ/OMPT# T R.U/V <Temphar> R./F U/.V/XR U/.V/XR.U U/.V/XR OF GROUN NORTHWOO U PU-P-UPG W Y Y Y Y N N N N P P P P R R R R T T T T U U U U V G H H H H J J J J K K K K L L L L M M M M F F F F F F F F F F G G G F F F F F F F F F V V V W W W F SKTO#.U/V <Temphar> U/.V/XR Quanta omputer Inc. PROJT :F.U U/.V/XR R.U/V <Temphar>.U U/.V/XR T U/.V/XR U/.V/XR U/V *U/.V.U/V <Temphar>.U.U/V <Temphar>.U/V <Temphar> U/.V/XR U/.V/XR.U U/.V.U/V <Temphar> T.U U/V U/.V/XR.U/V <Temphar> U/.V/XR L.UH.U.U/V <Temphar> U/.V/XR U/.V/XR.U.U.U U/.V/XR.U/V <Temphar>.U/V <Temphar> U/.V/XR *U/.V.U/V <Temphar> T PU_VI PU_VI PU_VI PU_VI PU_VI V_OR,,,,,,,,, PUPRF# VOR_SNS _SNS PU_VI SLPS VVIPG

6 R K G[..] G[..].V U G T G G/VOHSYN T G G/VOVSYN R R G G/VO R G G/VO R K G G/VO R G G G/VO P G G/VO P G G G/VO N G G G/VO N G G G/VO N R G G/VO M R G G/VO M K R G G/VO M K G G/VOLKINT M K G G/VOFLSTL T G G/MT L G G/VOVSYN K G G/VOHSYN L G G/VOLNK# K G G/VO K Mount if GP not used. G G/VO K G G/VO K G G/VO J G G/VO H G G/VO H G G/VO H G G/VO H G G/VO G G G/VO H G G/VO G G G/VOINTR# H G/VOFLSTL G# G# P G# G#/VO G# L G# G#/VOLNK# G# L G# G# G# J G#/VO.V V R *K GP_VRF LLKTL GPR GPU_VRF.V.V.V R R R *K *K K Q, GP_USY# R LK_MH RHUN Q GFRM# GIRY# GTRY# GVSL# GPR GSTOP# GRQ# GGNT# GWF# GRF# GPIP# S[..] GPU_VRF.U *RHUN Q S[..] GST GST GST GST GST# GST GST# GSST GSST# GST GST GST *RHUN GFRM# GIRY# GTRY# GVSL# GPR GSTOP# GRQ# GGNT# GWF# GRF# GPIP# S S S S S S S S GST GST GST GST GST# GST GST# GSST GSST# GP_USY# LK_MH MH_GROMP R K V Q F G F G F P P J J F F F Y F RHUN Function PS Voltage select VO/GP Strap Montara-GT(GM) PIRST# ontrol / Strap pin LLKTL GPR GP/VO N MIS LKS LVS M GFRM#/MVIT K GIRY#/MILK N GTRY#/MVILK N GVSL#/MIT L GPR/TT P GSTOP#/MLK GRQ# GGNT# GWF# GRF# GPIP#/PMS GS/I GS/I GS/I GS/I GS/I GS/I GS/I GS/I GST GST GST GST/VOLK GST#/VOLK# GST/VOLK GST#/VOLK# GSST GSST# GPUSY# IN GROMP GVRF LU LU# GRN GRN# R R# HSYN VSYN RFST LK T IYM IYM IYM IYM IYP IYP IYP IYP IYM IYM IYM IYM IYP IYP IYP IYP ILKM ILKP ILKM ILKP PLK PT H J G G F H G G G F PNLKLTTL G PNLKLTN F PNLVN LVRFH LVRFL LVG LIG RFLK RFSSLK LLKTL LLKTL PWR# PSLP# RSTIN# PWROK XTTS MHTT N N N N N N N N N N N N F H Y J J H J J H J J RVS RVS N_ N_G N_R RFST N_ N_ Select Pull up.v Not pull up.v Pull up GP Not pull up VO TXLOUT- TXLOUT- TXLOUT- TXLOUT- TXLOUT TXLOUT TXLOUT TXLOUT TXUOUT- TXUOUT- TXUOUT- TXUOUT- TXUOUT TXUOUT TXUOUT TXUOUT TXLLKOUT- TXLLKOUT TXULKOUT- TXULKOUT ILK IT LON NPV TP_LVS_RFH TP_LVS_RFL R R LVS_LVG LVS_LIG R RFLK RFSSLK LLKTL LLKTL PWR# H_PSLP# PIRST# VR_PWRGOO MH_XTTS R /F GST GST GST PS SM GFX Freq Freq Freq Range * * * - - = No Shunt, = Shunt * efault V_OR N_ N_ TXLOUT- TXLOUT- TXLOUT- T TXLOUT TXLOUT TXLOUT T TXUOUT- TXUOUT- TXUOUT- T TXUOUT TXUOUT TXUOUT T TXLLKOUT- TXLLKOUT TXULKOUT- TXULKOUT ILK IT T LON NPV T T T.K/F RFLK RFSSLK T T PSLP#, PIRST#,,,,,,, VR_PWRGOO, R K V R./F V_OR R./F V_OR R./F V_OR R /F V_OR R /F N_ N_G N_R N_HSYN N_VSYN MH_HVRF MH_HVRF MH_HVRF MH_HXSWING MH_HYSWING e placed close to N.V,,,,.V.U R /F R /F R /F R /F R /F V_OR,,,,,,,,,.U.U U.U U R./F V,,,,,,,,,,,,,,,, H#[..] H#[..] HRQ# HRQ# HRQ# HRQ# HRQ# HST# HST# LK_MH_LK# LK_MH_LK HSTN# HSTN# HSTN# HSTN# HSTP# HSTP# HSTP# HSTP# HI# HI# HI# HI# PURST# HL[..] HLST HLST# SUSLK.U U.U H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# HRQ# HRQ# HRQ# HRQ# HRQ# HST# HST# LK_MH_LK# LK_MH_LK MH_HYSWING MH_HXSWING MH_HYROMP MH_HXROMP HLST HLST# HSTN# HSTN# HSTN# HSTN# HSTP# HSTP# HSTP# HSTP# HI# HI# HI# HI# PURST# MH_HVRF MH_HVRF MH_HVRF HU_HLZOMP HI_VSWING HIRF.U.V R HL HL HL HL HL HL HL HL HL HL HL K GPIP# Q RHUN P T T R U U R U V U T V U V Y V V W Y W W W Y W Y R P R R T T J K J G F K J J Y Y U U U V W W V W T V V W V T U W U H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# HRQ# HRQ# HRQ# HRQ# HRQ# HST# HST# HLKN HLKP K HYSWING HXSWING H HYROMP HXROMP HSTN# HSTN# HSTN# HSTN# HSTP# HSTP# HSTP# HSTP# INV# INV# INV# INV# PURST# HVRF HVRF HVRF HVRF HVRF HI_ HI_ HI_ HI_ HI_ HI_ HI_ HI_ HI_ HI_ HI_ PSTRS PSTRF HLZOMP PSWING HLVRF.V HU I/F Montara-GT(GM).U.U R /F HI_VSWING R /F R /F HIRF HOST H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# FR# HITM# HIT# HLOK# RQ# NR# PRI# SY# K H K L J G L L L J H K G K J H F F H G F G G G G G F F G G F F G S# L M HTRY# N RY# RS# RS# RS# M N N P M N P M N P M H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# S# HTRY# RY# FR# HITM# HIT# HLOK# HRQ# NR# PRI# SY# RS# RS# RS#.V GIRY# GVSL# GTRY# GFRM# MH_GROMP Size ocument Number Rev GMH ate: Monday, March, Sheet of H#[..] RP.K-PR S# HTRY# RY# FR# HITM# HIT# HLOK# HRQ# NR# PRI# SY# RS# RS# RS# R./F MH_HXROMP R./F MH_HYROMP R./F GSTOP# G H#[..].V PROJT :F Quanta omputer Inc.

7 PS GMH Monday, March, Size ocument Number Rev ate: Sheet of R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M SM_S# SM_S# R_SM_QS R_SM_QS R_SM_QS SM_S# R_SM_QS R_SM_QS R_SM_QS R_SM_QS SM_S# R_SM_QS R_ K R_MW# K K R_SRS# R_ K R_SS# R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M M[..] SM_QS[..] R_M[..] R_[..] M_M M_M M_M M_M M_M M_M M_M M_M M[..] SM_ SM_ SM_ SM_ MH_SMROMP MH_SMVSWINGL MH_SMVSWINGH R_ R_ R_M R_M R_M R_M R_M R_M R_M R_M R_SRS# R_M R_SS# R_MW# M MW# M M M SS# M M M M SRS# M SM_QS M M M M M SM_QS M R_M R_M R_M R_SM_QS M_M R_M M_M R_SM_QS M R_M M M R_M R_M SM_QS M R_SM_QS M_M R_M R_M R_M R_M R_SM_QS M_M R_M R_M R_M R_SM_QS M_M R_M R_SM_QS M_M M M M M SM_QS M M M M SM_QS M M M SM_QS M M M M M SM_QS M M R_M R_M SM_QS M R_SM_QS M_M R_M R_M R_SM_QS M_M R_M R_M M R_M M R_M M R_M M R_M M R_M M R_M M R_M M R_M R_M M M R_M M R_M M R_M M R_M R_M R_M R_M M M M M R_M R_M R_M R_M M M M M R_M R_M M M R_M R_M R_M M M M R_M R_M R_M M M M R_M R_M M M R_M R_M R_M M M R_M R_M R_M R_M M M M M R_M R_M R_M R_M M M M M R_M R_M M M R_M R_M R_M M M M M M M SM_S# SM_S# M M M M M M SM_QS SM_QS M M SM_QS M SM_QS M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M SM_QS SM_QS M M M M SM_QS M SM_QS M M M M M M M M M M R_M R_MW# R_ R_M K K K K SM_S# SM_S# R_M R_M R_M R_M SM_ SM_ SM_ SM_ R_SS# R_SRS# R_ R_M R_M R_M R_M SMR_VTRM SMR_VTRM SMR_VTRM SMR_VTRM SMR_VTRM.VSUS SMR_VTRM SMR_VTRM R /F RN X.U_.U RN X RN X.U_ RN X.U_ RN X T.U_.U_ RN X R -.U.U_ T.U_.U_ RN X RN X RN X R._%.U_.U_.U_.U_ RN X RN X.U_.U_.U_.U_ T.U_ RN X T.U_ R - R /F.U_.U_.U_ RN X.U_ RN X.U_ RN X T RN X T.U_ RN X RN X.U_ RN X RN X R _% RN X Quanta omputer Inc. PROJT :F.U.U_.U_ RN X T RN X RN X RN X.U_ RN X RN X.U_.U_.U_.U_ RN X RN X.U_ R._% T RN X RN X.U_ RN X RN X.U_.U_ RN X RN X RN X RN X.U_ RN X RN X.U_ T RN X T.U_ RN X.U_.U_ U RN X RN X RN X RN X.U_.U_ RN X.U_ RN X RN X T RN X.U_.U_ RN X RN X RN X.U_.U_ RN X.U_ T R _% RN X RN X RN X R SYSTM MMORY U Montara-GT(GM) J J F F H G H G G F H F H F G H G H F H H G F G F H H G F H G H G F H F H H G H H G F F G H G F G F G G H F F G H H H H H F H H H J SMROMP SMVSWINGL SMVSWINGH RVNIN# RVNOUT# SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SQ SM_SQS SM_SQS SM_SQS SM_SQS SM_SQS SM_SQS SM_SQS SM_SQS SM_SQS SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_ SM_ SM_K SM_K SM_K SM_K SM_ SM_ SM_S# SM_S# SM_S# SM_S# SM_S SM_S SM_RS# SM_S# SM_W# SM_LK SM_LK# SM_LK SM_LK# SM_LK SM_LK# SM_LK SM_LK# SM_LK SM_LK# SM_LK SM_LK# SM SM SM SM SM SM SM SM SM SMVRF RN X.U_.U_ SM_S# SM_S# SM_S# SM_S# K R_MW# R_SRS# R_SS# K K K LK_SRM# LK_SRM# LK_SRM# LK_SRM LK_SRM# LK_SRM LK_SRM LK_SRM M[..] SM_QS[..] R_M[..] R_[..] M[..] SM_ SM_ SM_ SM_ SMR_VRF, SRS# M SS# M M M M M M MW# M M SMR_VTRM,

8 Mount For xternal GFx Mount For Internal GFx GMH Monday, March, Size ocument Number Rev ate: Sheet of MH_PWR_VTTHF MH_PWR_VTTHF MH_PWR_VTTHF MH_PWR_VTTHF MH_PWR_VTTHF VQSM VSM.V.V V.V.V.VSUS.VSUS.VSUS.V V_OR U/V U/V R U/.V U/V.U POWR U Montara-GT(GM) J P T N R U P T N R U P T W H V Y W U U W V V G H H J H L N R U H M P T V Y K F H M V G F Y J F Y Y F J F J F J F F J F J F F G J J F Y J N J M H J L M N R K M P G J F V V V V V V V V V V V V V V V V V V VHL VHL VHL VHL VHL VHL VHL VHL VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTLF VTTHF VTTHF VTTHF VTTHF VTTHF VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM VQSM VQSM VSM VSM VHPLL VGPLL VPLL VPLL VVO_ VVO_ VVO_ VVO_ VVO_ VVO_ VVO_ VVO_ VVO_ VVO_ VVO_ VVO_ VVO_ VVO_ VVO_ VVO_ V V VLVS LVS VLVS VLVS VLVS VLVS VTXLVS VTXLVS VTXLVS VTXLVS VGPIO_ VGPIO_.U.U.U.U.U.U.U R /F U_ Quanta omputer Inc. PROJT :F U/.V.U.U U/V.U.U.U.U.U_.U.U.U.U U/V.U U_ U/.V *U/.V.U U/.V U/V L HIQR-.U.U.U R U/V/U R /F.U.U L.u % R U/.V U Montara-GT(GM) G L U R G J G K N T W U Y Y G G J M R J H K P T V Y L N R U W G J F H J J G F H N R U J P T H N R U G F J P T H N R U F J G H U F J H M P T V Y G F J L N R U W J F H K M P T V G G J L N R U W F G J G J L N J T L J J J J W.U U/.V.U U/V U/.V.U.U L.u % R.U.U U/.V.U.U_ L u % R.U.U.U.U.U.U.U U/.V.U.U R.U L.u % R.U.U V,,,,,,,,,,,,,,,,,,,,.V,,,, V_OR,,,,,,,,,

9 SMbus address LOK, K, K, SMbus address LOK,.U cap per power pin. Place each capclose to pin. pin per socket (*). SOIMM SOIMM R RM Monday, March, Size ocument Number Rev ate: Sheet of R_ M M M M R_M M SM_QS M M M M M SM_S# M SM_QS M M M M M M M M SM_T M M M Z M M M M SM_QS M R_M M M M M M M M M M SM_LK M M M M K R_M R_M R_MW# M SM_QS R_ M M M M M SM_QS M SM_QS SM_ M M K M R_SS# SM_ M M M M M R_M M R_M R_SRS# R_M R_M M SM_ SM_QS SM_QS M M M SM_S# M M M M M M M M M M M M M[..] M[..] SM_QS[..] R_[..] R_M[..] R_M SM_.VSUS SMR_VRF M M M M M M M SM_QS M M K M M M M M M M R_M M M SM_QS M M SS# M M M M M M M M M M M M M M M M M SM_T M M SM_QS MW# SM_QS M M M M M M R_M SM_QS M M M M K M M M M M M R_M M M M SM_LK SM_S# M M M M M M M SM_S# M SM_LK SM_QS M M SRS# M SM_QS Z M R_M M M M SM_T M M M SM_QS M M M M M V SMR_VRF SMR_VRF.VSUS.VSUS V V.VSUS SMR_VRF SMR_VRF.VSUS.VSUS.VSUS.VSUS.VSUS.VSUS.VSUS SMR_VRF.VSUS.U_.U_.U_.U_.U_.U_.U_.U_.U_.U_.U_ *U/.V U/.V P_ *U/.V.U_ P R SRM SO-IMM (P) N MP-R_SOIMM(Rev)- MP-R-SOIMM-R-P VRF Q Q V QS Q Q Q V Q QS Q Q V K K Q Q V QS Q Q Q V Q QS Q Q V QS V U K K V K U/ V /P W S U Q Q V QS Q Q Q V VRF Q Q V M Q Q Q V Q M Q Q V V Q Q V M Q Q Q V Q M Q Q V M V U/RST V V K U/ V RS S S U Q Q V M Q Q Q V Q QS Q Q V V Q Q V QS Q Q V Q QS Q Q V S SL V(SP) V(I) Q M Q Q V K K Q Q V M Q Q Q V Q M Q Q V S S S U Q.U_.U_.U_.U_.U_.U_.U_.U_.U_.U_.U_.U_ P_.U_.U_.U_.U_.U_.U_ R K.U_.U_.U_ Quanta omputer Inc. PROJT :F.U_.U_ R *K.U_.U_.U_.U_.U_.U_ P R SRM SO-IMM (P) N MP-R_SOIMM - MP-R-SOIMM-P VRF Q Q V QS Q Q Q V Q QS Q Q V K K Q Q V QS Q Q Q V Q QS Q Q V QS V U K K V K U/ V /P W S U Q Q V QS Q Q Q V VRF Q Q V M Q Q Q V Q M Q Q V V Q Q V M Q Q Q V Q M Q Q V M V U/RST V V K U/ V RS S S U Q Q V M Q Q Q V Q QS Q Q V V Q Q V QS Q Q V Q QS Q Q V S SL V(SP) V(I) Q M Q Q V K K Q Q V M Q Q Q V Q M Q Q V S S S U Q.U_.U_.U_.U_.U_.U_.U_.U_.U_.U_.U_.U_.U_.U_.U_.U_.U_ U/.V.U_.U_.U_.U_.U_.U_.U_.U_.U_.U_ R *K.U_.U_ SM_S# K K MW# SRS# SS# SM_S# K R_SRS# SMR_VRF, R_SS# R_MW# SM_S# K SM_S# M[..] M[..] SM_QS[..] R_[..] R_M[..] SM_ SM_ SM_ SM_ M M M M M M M M M SMR_VRF,.VSUS,,,, LK_SRM LK_SRM# LK_SRM LK_SRM# LK_SRM LK_SRM# LK_SRM LK_SRM# SM_LK, SM_T,

10 V_OR IH_M R.K PI_RST# V R K V PLK_IH PI_RST# PRQ PIOW# PIOR# PIORY PK# IRQ P P P PS# PS# RV_V.U R U *TSHFU FRR# PRQ PIOW# PIOR# PIORY PK# IRQ P P P PS# PS# R PIRST#,,,,,,, PI_RST# R,,,, LKRUN# V R K P_OFF R RF_KILL P P P P P P P P P P P P P P P P PS# PS# P P P PIOR# PIOW# PIORY IRQ PRQ PK# PI PI /# /# /# /# FRM# IRY# TRY# VSL# STOP# PR SRR# PRR# PLOK# RQ# RQ# RQ# RQ# RQ# GNT# GNT# GNT# PIRQ# PIRQ# PIRQ# PIRQ# PIRQ# PIRQF# SRIRQ POP S# S# IOR# IOW# IORY IRQ RQ K# R R K K V V V RQ# RQ# RQ# RQ# IRQ IRQ STOP# PIRQ# PIRQ# PIRQ# PIRQ# K_I K_I K_I IH_PM# IH_PM# IH_PM# RV_V PI Pullups RP PR-.K R R R Q TU V Q TU VSUS LNV V RQ# VSL# POP SRIRQ V PLOK# FRM# PRR# IRY# V PIRQ# PIRQF# SRR# TRY# V PI_PM# _PI_PM# LN_PM#, Under SO-IMM Window POP G SHORT_ P P,, [..] P[..] NMI M# IGNN# INTR PUINIT# RIN# KG V W V U Y H J H K G J H J K G L G L H L F F N N N M P P R P Y Y Y W W W Y Y W W Y U NMI M# FRR# IGNN# INTR INIT# RIN# GT IH-M PU PI IH_PM# W PLK_IH PM# P R_PIRST# PILK U LKRUN# PIRST# LKRUN#/GPIO GNT#/GPIO GNT#/GNT#/GPIO P P P P P P P P P P P P P P P P PS# PS# P P P PIOR# PIOW# PIORY IRQ PRQ PK# I PI PI PILK SMI# STPLK# PUSLP# PSLP# /# /# /# /# FRM# IRY# TRY# VSL# STOP# PR SRR# PRR# PLOK# RQ# RQ# RQ# RQ# RQ# GNT# GNT# GNT# GNT# GNT# PIRQ# PIRQ# PIRQ# PIRQ# PIRQ#/GPIO PIRQF#/GPIO PIRQG#/GPIO PIRQH#/GPIO SRIRQ RQ#/GPIO RQ#/RQ#/GPIO S S S S S S S S S S S S S S S S SS# SS# S S S SIOR# SIOW# SIORY IRQ SRQ SK# H K J W V U U J K M N F L F M F G K L M J W W W W Y Y Y Y Y SMI# STPLK# PU_SLP# PSLP#, /#,, /#,, /#,, /#,, FRM#,, IRY#,, TRY#,, VSL#,, STOP#,, PR,, SRR#,, PRR#,, RQ# RQ# RQ# GNT# GNT# GNT# PIRQ# PIRQ# PIRQ# PIRQ# PIRQ# PIRQF# K_I K_I SRIRQ,, K_I S# S# IOR# IOW# IORY IRQ RQ K# [..] R K RP PR-.K RP PR-.K K K K Q MMT R K PROJT :F Quanta omputer Inc. Short to erase power on password Size ocument Number Rev ustom IH I,PI,PU INTRF ate: Monday, March, Sheet of

11 I I I I I _ITLK_ INTRUR# LK_US LK_IH M_IH M_IH- delay ms at least RT ms~ms delay.u R_VRT VIS VRT T TT_ONN ML USO# USO# *P R K R * R M HH- RV_V R * LK_IH- RSMRST# R M RT_N R *K Q MT *P *.U R K RT_N R R VPU VRT VRT HH- R K RV_V K K R * *P.U/V RTRST#.U LK_KX VPU For MI R K, RST# G SHORT_ P R.K/F R K/F R K R *K *P V V RV_V R_VRT R *K V V_OR SMLINK R SMLINK R R *K R *K R R *K R *K R.K R.K R K R K R *K R *K R K R R *K R K R PLK_SM PT_SM PSPK _SOUT Reserved GP_USY# SMLINK SMLINK PLK_SM PT_SM RI# TLOW# NSWON#.U R *K R _RST#, _SYN _SIN _SIN K.U.U U MI OR_I OR_I OR_I OR_I OR_I R K K.U _SYN _SIN _SIN Integrated Graphic iscrete Graphic X X X X P VRSION U USO# HL HL HL HL HL HL OR_I OR_I OR_I OR_I OR_I USO# USO# LK_US LK_IH HLST HLST# _SYN_ RI# IH_THRM# PWROK TLOW# NSWON# RSMRST# M_IH SMLINK SMLINK PSPK RT_SNS# KSMI# R K _ITLK VPU,,,,,, V I I I I I RV_V,, V V,,,,,,,,,,,,,,,,,,,, IH_M V_OR,,,,,,,,, VRT.U R K _ITLK, THR USO# USO# USRIS USRIS# HL HL HL HL HL HL[..] HL R L, L T L L/FWH LP_RQ#, L R L L/FWH U T LP&FWH LRQ# LP_RQ# U LP_RQ#, L L L/FWH LRQ# U T LFRM# T, L L/FWH LFRM#/FWH LFRM#, PSPK RT_SNS# KSMI# RV_V PUPWRG PUPRF# T, VR_PWRGOO R K IH_US IH_US- USO# IH_US IH_US- USO# LK_US HL[..] LK_IH HLST HLST# PLK_SM PT_SM R *K R _SIN R _ITLK_ RI# PWROK TLOW# NSWON# RSMRST# PRSLPVR STP_GP#, GP_USY# M_IH T R K R K PLK_SM PT_SM GP_USY# PUPRF# VR_PWRGOO R K LN_RST# PWROK _SIN _SIN _SIN R K J G F G F H F L L M M P R T P N J H R V Y Y J V GPIO GPIO GPIO GPIO GPIO GPIO USPP USPN O# USPP USPN O# USPP USPN O# LK HI HI HI HI HI HI HI_LK HL_ST/HL_STS HL_ST#/HLSTF _RST# _SYN _SIN _SIN _SIN _ITLK SMLK SMT Y RI# V THRM# PWROK TLOW# PWRTN# RSMRST# W THRMTRIP# V PRSLPVR T _STT#/GPIO R GPUSY#/GPIO LK SMLINK SMLINK SPKR GPIO GPIO PUPWRG PUPRF#/GPIO SSMUXSL/GPIO VGT/VRMPWRG _SHLK _OUT _IN _S IH-M FN_KY_# SYS_RST# SI# SWI# LP_RQ# LP_RQ# LFRM# FSNS# US HU LINK &RT SM PM MIS&GPIO SpeedStep LN *K *K *K K R R R R GPIO GPIO GPIO GPIO GPIO GPIO USPP USPN O# USPP USPN O# USPP USPN V F H G H F O# USRIS USRIS# HI HI HI HI HI HI T R P L N K Y W W V W V W W LK_KX LK_KX FSNS# USO# IH_HIRF HI_RF M IH_HIVSWING HI_VSWING R R R./F HU_ROMP VIS RTX RTX VRT RTRST# _SOUT INTRUR# SMLRT#/GPIO VIS LK_KX LK_KX VRT RTRST# R INTRUR# FN_KY_# SUS# SLP_S# Y R SLP_S# Y R * SLP_S# SUSLK LN_RST# LN_RST# Y Y SYS_RST# SYS_RST# W SUS# SLP_S#/GPIO STP_PI#/GPIO Y STP_PU#/GPIO W SUS_STT#/LPP# KX GPIO GPIO GPIO GPIO GPIO LN_RX LN_RX LN_RX LN_TX LN_TX LN_TX LN_LK LN_RSTSYN RV_V RN NSWON_# R M R. R *./F.V Y P.KHZ/PPM IP_RST FSNS# L L L L IH_US IH_US- IH_US IH_US-.U_ SUSLK SWI# SI# P HL[..] _SOUT, SUS#,, SUS# SUS# STP_PI# STP_PU#, SUS_STT# NSWON_#,,,, HWPG,,,,,,, PIRST# R K R K PROT, SM_LK, SM_T NSWON_# FN_KY_# RV_V R K U L V L PROT WP SL S VSUS RF SOI.U.U.V R K R /F IH_HIVSWING IH_HIRF VPU SW Q MMT HH- HH- R /F e placed close to S Size ocument Number Rev IH US,HU LINK,,PM,LN INTRF V ate: Monday, March, Sheet of R /F R K R.K PROT.U.U.U R K NSWON#, FN_KY#, PROJT :F Quanta omputer Inc.

12 IH POWR PLN Monday, March, Size ocument Number Rev ate: Sheet of VRF_SUS VRF_RUN V V.V V_OR.V RV_V V.V RV_.V V.V VPU.V V RV_V VSUS.U_ U/V.U_ R HH-H.U_.U R *K V U IH-M H H J J K M P P U V V V F G R T U L M P T V F F F F F K V V V K K K K P T U V F F F P U V V V V V V V V V V V V V V V V VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS VHI_ VHI_ VHI_ VHI_ VRF VRF VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS V V V V V V V V VRF_SUS VLN VLN VLN VLN V_PU_IO_ V_PU_IO_ VPLL V_PU_IO_.U_.U_.U_.U_.U_.U_.U_.U_ U/V.U_.U_ R K.U_.U_ U/V U_ U_.U_ Quanta omputer Inc. PROJT :F U/V.U_.U_ U_ U/V.U_.U_ HH-H U IH-M N N N P P P P P R R R T T T U V V W W W Y Y L N N N N N N M M M M M M L L L L L K K K K K J H G G G G F V.U_.U_.U_.U_.U_.U_ R.U_ HH-H.U_.U_.U_.U_.U_.U_ RV_V,, V,,,,,,,,,,,,,,,,,,,, V,,,,,,,,,,,,,,,.V,,,, V_OR,,,,,,,,, RV_.V

13 hange the part to support KHz,,=PF M,,=PF MM/ LN ontroller Monday, March, Size ocument Number Rev ate: Sheet of /# /# /# /# FRM# TRY# VSL# STOP# PRR# SRR# PR PLK_LN IRY# T_L# T LN_X LN_X LK VUX TL VUX TL VLN_V VUX TL LINK_L# WP# VUX TL WP# LK T VLN_V TRM TRP TRP TRM TRM TRP TRM TRP PLK_LN LNV _LN LNV VUX_ VUX_ VLN_V V V LNV LNV VLN_V VLN_V VLN_V VLN_V LNV VLN_V VLN_V VLN_V VLN_V VLN_V U Q P/SOT.U T.U R.K T T.U.U P Quanta omputer Inc. PROJT :F U/V T R * T.U.U.U RP PR-S-..U.U R R U R U Y. MHz R.K Q P/SOT.U.U.U R U.U.U P U FMFLMX SOI N V WP SL S.U.U.U L R.K.U L LIR P.U T U T.U R *K mm x mm G U MKF G H G G N N P N M F F F F F F G G G G G G G H K L L M M G K L N P H H J J J J J J K K K K K K L L M N P P P N M P P N M P N P N N M M M L L K M L F J F F H G J J H F J F K L P G N L K K J J H M L L H G M P H H J F F F H K J H H M N N N P M H P L K L P TR[]- TR[] TR[]- TR[] TR[]- TR[] TR[]- TR[] R RGSUP RGTL RGSN RGSUP RGTL RGSN LINKL SPL SPL TRFFIL XTLI XTLO TRST# TI TK TMS TO SPROMIN N N VIO_PI VIO_PI VIO_PI VIO_PI VIO_PI VIO_PI VIO_PI VIO_PI VIO_PI VIO_PI V V V V V V V V V V V V V V V V V V V V V _# _# _# _# RQ# GNT# FRM# IRY# VSL# TRY# PR PRR# SRR# INT# ISL PI_RST# PI_LK MN PM# VUXPRSNT SM_LK SM_T VIO VIO VIO VIO VS VS VS SPROMOUT N N N N N N N N N S# SO SI SLK LK T V V V XTLV V V VL VL GPIO GPIO GPIO ISV STOP# STSHG LKRUN# LOW_PWR V PLLV PLLV N VP VP VP.U.U.U R * RP PR-S-..U R L LIR U.U.U.U.U.U R.K/F RP PR-S-. R.K R R.K P L T T P T R U R.K.U T.U T L KHM.U T.U RP PR-S-..U.U PLK_LN [..],, /#,, /#,, /#,, /#,, FRM#,, VSL#,, STOP#,, PRR#,, SRR#,, PR,, IRY#,, TRY#,, GNT# RQ# PIRQ# LN_PM#, LKRUN#,,,, LINK_L# T_L# PI_RST# TRP TRM TRP TRM TRP TRP TRM TRM

14 ML *LWSNSQ VLN_V U ML *LWSNSQ TRP TRM TRP TRM TRP TRM TRP TRM.U.U T T T- R R- T NS T TX TX- RX RX- T LNT LNT R R R PMU_ PMU_ PMU_ PMU_ LNT LNT R PMU_ PMU_ PMU_ PMU_ PMU_ PMU_ PMU_ PMU_ ML ML PMU PMU PMU PMU PMU PMU PMU PMU LWSNSQ LWSNSQ P LN N T_L# LNV T_L# R L_YLP L_YLN VLN_V U PMU RJ_TRM LNT PMU TRP T T PMU_ RP TRP TRM T TX PMU_ PMU TRM T- TX- TN PMU TRP PMU_ TP TRP TRM R RX PMU_ TRM R- RX- LNT T T LNV R L_GRNP NS LINK_L# LINK_L# L_GRNN N RING_RJ.U RING.U TIP_RJ.U Molex-- TIP _LN _LN - RJ/RJ P/KV P/KV JMF-SS.U _LN PMU PMU PMU PMU RJ_TRM RJ_TRM RN RJ_TRM _LN Reserved For GigaLan PROJT :F Quanta omputer Inc. Size ocument Number Rev LN onn. ate: Monday, March, Sheet of

15 MILS MILS orrect module name: VS#, VS# Reserved For V stage RUS Monday, March, ustom Size ocument Number Rev ate: Sheet of LK PLK_PM _RI# VSL# - TPSLOK - - RQ# LKRUN_PM# PR TPSLTH TRY# STOP# IRY# TPST PRR# GNT# FRM# SRR# - /# /# /# TRY# FRM# IRY# RST# STOP# VSL# RQ# SRR# PR PRR# _LK GNT# INT# LKRUN# LOK# STSHNG UIO# RSV/ RSV/ RSV/ # VS# VS# # /# /# RST# /# /# IRY# FRM# PRR# VSL# STOP# TRY# PR SRR# STSHNG GNT# RQ# LOK# LKRUN# UIO# INT# /# [..] VS# # VS# # RSV/ RSV/ RSV/ [..] _LK LK SUSPN# SUSPN# LKRUN_PM# SUSRST# GRST# SUSRST# GRST# V VSUS V VSUS VSUS VSUS VSUS VSUS VSUS VSUS V V.U_ R R *K R R K R *K R *.U_ U *.U U *NSZ US-P P Q Q V PR LR U U R *K.U_ Quanta omputer Inc. PROJT :F.U_ P.U_.U_ R R R P.U_ R *K *P SOKT SOKT PI PI/GHK U PIGHK P F M R J V F F F F F F F F G F F G F H G G F F F N W W F K K P R W W W N G G G F G G G H H H P H H J J J J K K K K L L L L L M M M M N N M N P P R N P T W U R V W U R V P U R P U V W R P U V R U V W P R U V W V U R W V U P R V U W V P R U W T R P R P P N P N N N M M M M L L R L L K K K K J J J J H H H H P J L _RSV/ _RSV/ _RSV/ _RSV/ _RSV/ PLK _RSV/ PRST# GNT# RQ# /# ISL /# FRM# IRY# TRY# VSL# STOP# PRR# SRR# PR /# /# VP PM#/RI_OUT# LOK T LTH G_RST# SUSPN# SPKROUT# MFUN MFUN MFUN MFUN MFUN MFUN MFUN/LKRUN# I/O_V I/O_V I/O_V VR_OUT I/O_V I/O_V I/O_V I/O_V _// // // // // #//_# _LKRUN#//_WP _STSHG//_V _UIO//_V V _SRR#//_WIT _INT#//_RY _VS//_VS# _// // // /#/_RQ# _// RQ#//_INPK _// // RST#//_RST _// VS//a_VS# _// // // /#/ FRM#// IRY#// TRY#// LK// VSL#// GNT#//_W# _STOP#// PRR#// LOK#// PR// /#/ // // //_IOWR# _//_IOR# _//_O# _//_# _// /#/_# _// // // // // // // // // #//_# _// // // // // #//_# _LKRUN#//_WP _STSHG//_V _UIO//_V _SRR#_WIT# _INT#//_RY _VS//_VS# _// // // /#/_RQ# _// RQ#//_INPK# _// // RST#//_RST _// VS//_VS# _// // // /#/ FRM#// IRY#// TRY#// LK// VSL#// GNT#//_W# _STOP#// PRR# LOK#// PR// /#/ // // //_IOWR# _//_IOR# _//_ V _//_O# _//_# _// /#/_# _// // // // // // // // // #//_# _//_ I/O_V OR_V VR_N T T.U_ U Q TU *SW.U_.U_.U_ PIRST#,,,,,,, /#,, /#,, /#,, /#,, PLK_PM FRM#,, VSL#,, TRY#,, IRY#,, STOP#,, PRR#,, SRR#,, PR,, GNT# RQ# [..],, SRIRQ,, [..] /# /# /# RST# /# FRM# IRY# TRY# VSL# STOP# PRR# SRR# PR RQ# GNT# STSHNG LKRUN# LOK# INT# UIO# RSV/ RSV/ RSV/ # # /# /# /# /# RST# FRM# IRY# VSL# STOP# TRY# PRR# SRR# PR RQ# GNT# STSHNG LKRUN# LOK# INT# UIO# RSV/ RSV/ RSV/ # # VS# VS# [..] LK TPST TPSLOK TPSLTH PMSPK# LK SUS#,, NSWON_# _PI_PM# RI# PIRQ# PIRQF# LKRUN#,,,, SUSRST#, VS# VS# GRST#

16 mil RUS SLOT Monday, March, ustom Size ocument Number Rev ate: Sheet of STOP# INT# # RSV/ LK /# /# VSL# /# [..] # RSV/ /# VS# /# STOP# INT# VSL# LK /# RSV/ [..] PR RSV/ GNT# PRR# LOK# TRY# FRM# IRY# VS# RST# SRR# RQ# /# UIO# STSHNG # LKRUN# IOR IOW PR RSV/ PRR# LOK# GNT# TRY# FRM# IRY# VS# RST# SRR# RQ# /# UIO# STSHNG # LKRUN# TPST TPSLTH TPSLOK VSUS VSUS V V VPP VPP V VPP VSUS VSUS V V VPP VPP V VSUS VSUS VPP R U/V.U N QTS-W -T-F-P F F F F F F # _# _VS# _# PR PRR# _LOK# _GNT# _STOP# _INT# _SL# V N VPP _TRY# _LK _FR# _IRY# # _VS RST# SRR# RQ# # UIO STSG # _KRN# # _# _VS# _# PR PRR# _LOK# _GNT# _STOP# _INT# _SL# V N VPP _TRY# _LK _FR# _IRY# # _VS RST# SRR# RQ# # UIO STSG # _KRN# Quanta omputer Inc. PROJT :F U/V U TPS V_ V_ V_ V_ V_ V_ T LOK LTH /RST N_ /O /SHH VPP V_ V_ VPP V_ V_ N_ N_ N_ R R K U/V.U R U/V U/V R U/V [..] # RSV/ /# VS# /# STOP# INT# VSL# LK /# /# UIO# RSV/ [..] # RSV/ /# VS# /# STOP# INT# VSL# LK /# RSV/ PR RSV/ PRR# LOK# GNT# TRY# FRM# IRY# VS# RST# SRR# RQ# /# UIO# STSHNG # LKRUN# PR RSV/ PRR# LOK# GNT# TRY# FRM# IRY# VS# RST# SRR# RQ# STSHNG # LKRUN# TPST TPSLOK TPSLTH SUSRST#,

17 Module FF-P-F Top view on M MINI-PI & M Monday, March, Size ocument Number Rev ate: Sheet of [..] SRR# /# STOP# PR IRY# /# /# /# PIRST# TRY# PRR# LKRUN# FRM# VSL# _SOUT V V V V V V VSUS V V VSUS VSUS V.U_ R.U_ U/V.U_ R N HRS_F(.)-P-.V.U_ R K U/V Quanta omputer Inc. PROJT :F U/V R *K R.U_.U_ P.U_.U_ N MINI-PI MP_- MP-P-F RING TIP PMJ- PMJ- PMJ- PMJ- PMJ- PMJ- PMJ- PMJ- L_YLP L_GRNP L_YLN L_GRNN RSRV HS V INT# INT#.V RSRV RSRV.VUX GROUN RST# LK.V GROUN GNT# RQ# GROUN.V PM# RSRV GROUN.V RSRV /# ISL GROUN GROUN PR GROUN /# GROUN IRY# FRM#.V TRY# LKRUN# STOP# SRR#.V GROUN VSL# PRR# GROUN /# GROUN GROUN GROUN /#.V.V RSRV RSRV V RSRV GROUN GROUN MN _SYN _ST_OUT _ST_IN _O_I# _IT_LK _RST# _O_I# RSRV MO_UIO_MON GROUN UIO_ SYS_UIO_IN SYS_UIO_OUT SYS_UIO_IN SYS_UIO_OUT UIO_ UIO_ MPIT# RSRV.VUX V PIRST#,,,,,,, PR,, STOP#,, TRY#,, /#,, PIRQ# /#,, /#,, PRR#,, IRY#,, RQ# /#,, LKRUN#,,,, SRR#,, PLK_MINI PIRQ# [..],, GNT# FRM#,, VSL#,, PI_PM# RF_L-, RF_L, _SOUT, PHON _SIN RST#, _SYN, _ITLK RF_KILL

18 *P *P _ITLK _ITLK _ITLK *P For MI xternal lock I# I# XTL_OUT.MHz K K X MHz K Open X I I V V HP_OUT_R HP_OUT_L MONO_OUT HP_OUT_R HP_OUT_L T R K R K.U_.U_.U_ U U/V.U_ V U U.U_.U_.U_ L KHM SPIF P I# I# V N HP_OUT_R HP_OUT_L V MONO_OUT U capacitor per pin V LK_ XTL_OUT XTL_IN R * XTL_OUT LIN_R OUTR LIN_L OUTL, _SOUT R _ITLK ST_OUT V U R _ITLK IT_LK FILT R R FILT FILT R _ITLK _SIN ST_IN FILT FILT V FILT FILT, _SYN L KHM SYN FILT VRFOUT, RST# RST# VRFOUT VRFOUT U N VRF.U V.U U/V P P P P R *.U_ R * U R.U PHON- PHON.U_.K R _LINR MI.K.U.U LINL R.K HP_PLG R.U_ *.K U U.U_ U PHON_IN UX_L UX_R JS JS _L RF _R MI_IN N LIN_IN_L LIN_IN_R, P R K.U U R.K n_ V _LINL U/V INL R * R.K _LINR U/V INR UR UR MUT Q N Q N/N R * R.K _ U/V U *U/V R K R K U U U U R K R.K lose to O R * Q N Q N FROM -ROM UL UL R K PROJT :F Quanta omputer Inc. Size ocument Number Rev O ate: Monday, March, Sheet of

19 .U OUTR.U HPIN_R HP_OUT_R.U HPIN_L HP_OUT_L.U OUTL Gain Table Gain Gain v d d.d.d V R.K R.K V Need place near pin, near pin, near pin U U OUT_R U U OUT_L U U U.U.U R.U.U R.U R *K R K R K R *K.U HPINR HPINL U V TPPWPR PWP LOUT LOUT- RLININ RHPIN P-P RIN PV PV LIN LHPIN LLININ YPSS GIN GIN ROUT ROUT- S/TL HP/LIN SHUTOWN SPKL- SPKR SPKR SPKL SPKL- _P R MP_SHN# U K V U R K V R K HP_PLG Q TU _P MUT.U *n_ R.K For MI Q N *P *P R.K R OOT OS UNMUT MUT Windows UNMUT MUT SPKR SPKL- MUT LOW LOW HIGH LOW HIGH P_OFF HIGH-->LOW LOW HIGH HIGH HIGH N P, P_OFF F F Molex_- --P V V V Z R.M R K U/V SW Z - U LMM V,, Z P R R K Z Q O U/V U/V.U_ V.U_ SPKL SPKR V, U/V U/V R K L L R K LIR LIR SPKL- SPKR- P U P N Suyin_FRGL(G) HP_PLG JL-S_U U HP_PLG H PHON U,, U PROJT :F Quanta omputer Inc. Size ocument Number Rev UIO MP. & Speaker ate: Monday, March, Sheet of

20 V V U/V R K U U U/V U R K U RF.V R - U LMM R R U/V K K - R U LMM K P R K MI_S R * VRFOUT R.K R.K.U U XTRNL MI MI.U MI_S R *.K L LIR P N U *MOLX_- N Suyin_FRGL(R) JL-S_U U U U P P U V R K Step IN THR THR N PROHOT# V_OR S THR N R K S Q N PROHOT# S X Q N S X,, IN R K Q TU, THR Q N S S S X X X S X. THR IN is default high in mode. THR is default low in and mode. THR forces PROHOT# low when THR is high PROJT :F Quanta omputer Inc. Size ocument Number Rev UIO JK ate: Monday, March, Sheet of

21 V NPV V U IN IN ON/OFF OUT LV_ L HIQR- LV LV.U_ U/V ILK IT VJ ISP_ON R.K R.K TIGU- U/V.UV.U_.U_ VPU R SW SPP P,,,,, R K.U VPU U *W V,,,,,,,,,,,,,,, V,,, VPU U *W LON V,,,,,,,,,,,,,,,,,,,, R R SW K V ISP_ON U TSHFU LI# ISP_ON, LON_VG, TXUOUT TXUOUT- TXUOUT- TXUOUT LV V ILK IT, NUML#, PSL#, VJ TXLOUT- TXLOUT TXLOUT- TXLOUT N S_- - TXLOUT- TXLOUT TXLOUT- TXLOUT TXLOUT- TXLOUT TXUOUT TXUOUT- TXUOUT- TXUOUT VJ TXUOUT TXUOUT- TXLLKOUT- TXLLKOUT TXULKOUT- TXULKOUT L ISP_ON TXULKOUT- TXULKOUT L L L L VPU SUS_L#, T_L_ORG#, T_L_GRN#, V TXLOUT- TXLOUT TXLLKOUT- TXLLKOUT TXUOUT TXUOUT- RF_L, RF_L-, RVL#, V Hydis/IT LG/Hitachi Hitachi/Samsung L L." XG HTX- / IXGS/FS " XG LPX- / TXV " SXG TXV / LTNP-L L L L L L L RN PR-K ILK IT TXLOUT- TXLOUT *P_ *P_ *P_ *P_ TXLOUT- TXLOUT *P_ *P_ TXLOUT- TXLOUT *P_ *P_ TXLLKOUT- TXLLKOUT For MI *P_ *P_ TXUOUT- TXUOUT *P_ *P_ NUML# *P- L *P- TXUOUT- TXUOUT *P_ *P_ PSL# SUS_L# T_L_ORG# *P- *P- *P- L L L *P- *P- *P- TXUOUT- TXUOUT TXULKOUT- TXULKOUT *P_ *P_ *P_ *P_ T_L_GRN# *P- RF_L- *P- For MI RVL# *P- RF_L *P- For MI For MI PROJT :F Quanta omputer Inc. Size ocument Number Rev L ONN ate: Monday, March, Sheet of

22 V RT_VS_ T_ V IO RT_HS_ IO IO IO.U U *LS V RT LK_ U V IO IO IO IO RT_R_ RT_G_ V RT PORT *LS F L V RTV RTV.U.U HIQR- SSM POLY SWITH. R N K Suyin_FS FRSL-P RT_R L K-LL RT_R_ RT_SNS# RT_G L K-LLRT_G_ RT_ L K-LLRT P R R R T /F P P P P P P V /F /F LK V RTV R K RTVS_VG U G V R K LK Q RHUN RTVS_VG HTGH L L L L LIR KHS-T KHS-T LIR LK_ RT_VS_ RT_HS_ T_ V R K P P P P RTHS_VG RTHS_VG U V G HTGH RTV T T Q R V RHUN K V PROJT :F Quanta omputer Inc. Size ocument Number Rev RT PORT ate: Monday, March, Sheet of

23 P P F ONN F, P & TP Monday, March, Size ocument Number Rev ate: Sheet of WT# MTR# SKHG# WGT# RT# H# WP# IR# STP# FRV# INX# TRK# MO# FINX# FINX# V V U _LN V P P HOL HOL-P.U P S-G P U SH P P.U_ P *S-G P P HOL HOL-P P P P P P SL- (MI) P SL- P HOL HOL-P P SL- (MI) HOL HOL-P P P P P P P HOL HOL-P R K P P P P P R P R P HOL HOL-P U/V HOL HOL-P P HOL HOL-P P *S- P HOL HOL-P HOL HOL-P P P S- P S-G P P P HOL HOL-P P *S- P HOL HOL-P.U_ P HOL HOL-P P *S-G HOL HOL-P HOL HOL-P R P P S-G P HOL HOL-N.U_ Quanta omputer Inc. PROJT :F P S- HOL HOL-P HOL HOL-P HOL HOL-N HOL HOL-P P P P N Molex_- - P P P SL- (MI) P S-G HOL HOL-N P S-G R * P U SH P P HOL HOL-P P P HOL HOL-P P P HOL HOL-P HOL HOL-P HOL HOL-P P P P P P HOL HOL-P RT# IR# WP# STP# WT# SKHG# WGT# H# MTR#, FRV# INX# P, PSPK TRK# PMSPK# MO# FSNS# RT P_

24 ,,,,,,, PIRST# PIORY P PRQ IORY RQ V R.K R *K R R.K R *K R *.K *.K V V V Q TU R K IRST# P[..] [..] P[..] [..] IRST# H connector R ON P[..] P P[..] P P P P P P P P P P P P P P P PRQ PRQ PIOW# PIOW# PIOR# PIOR# PIORY PSL R PIORY PK# PK# IRQ IRQ P P P P P PS# P PS# PS# PS# HL# VH VH P P FG FG Suyin_FRGZU.U.U F HIQR- U/V.U V U/V V.U.U U/V HL# HH- RVL#, O connector L# HH- R * UR UL *.U UR UL U/V U/V IRST# [..] IOW# IORY IRQ S# L# MUT UR_ UL_ R MIL IOW# IORY IRQ S# L# V ON RQ IOR# K# S# V K# IOR# RQ S#.U.U [..] K# IOR# RQ S# F HIQR- U/V.U, MTR# V U/V MTR# HH- R Suyin_MSU R--P-LUV-F PROJT :F Quanta omputer Inc. Size ocument Number Rev H & ROM ate: Monday, March, Sheet of

25 US & L ONN Monday, March, Size ocument Number Rev ate: Sheet of SYSUSP SYSUSP- SYSUSP- SYSUSP- SYSUSP- SYSUSP SYSUSP- SYSUSP SYSUSP SYSUSP USV USV USV SYSUSP- SYSUSP SYSUSP SYSUSP- SYSUSP- SYSUSP SYSUSP- SYSUSP SYSUSP- SYSUSP USV USV USV SYSUSP- SYSUSP SYSUSP SYSUSP- USV USV VSUS VSUS VSUS VSUS ML LWSNSQ U_ R K.U ML LWSNSQ ML LWSNSQ U/V U_ U_ *P_ U/V U *LS IO IO IO IO V *P_.U_ N Suyin_MRSZ -GXT PORT-V PORT-- PORT- PORT- PORT-V PORT-- PORT- PORT- ML LWSNSQ U RTL IN IN OUT OUT.U.U_.U_ *P_ U RTL IN IN OUT OUT *P_ N Suyin_MRSZU N Suyin_MRSZU.U U *LS IO IO IO IO V.U Quanta omputer Inc. PROJT :F U/V R K U/V U_ R K R K.U_ VSUS,,,, V,,,,,,,,,,,,,,,, IH_US IH_US- IH_US IH_US- IH_US- IH_US IH_US- IH_US USO# USO#

26 Super I/O P LPT PORT SRIL UG PORT XNF R R ase ddress No pull-up K pull-up h - Fh h - Fh For MI SUPR I/O Monday, March, Size ocument Number Rev ate: Sheet of TRK# LPP# SKHG# WP# INX# RT# P LPT_V P LPT_V P P P P SLIN# INIT# RROR# P F# P K# P USY SLT LPT_V STR# STR# _F# _INIT# LP LP _P LP LP _RROR# LP LP _SLIN# _USY LP _SLT _K# LP P P P LP LP P LP LP P RROR# P _F# _RROR# F# LP LP LP K# USY P SLT _SLT _K# INIT# P SLIN# P _SLIN# _INIT# _USY LP _P TX RI# # TR# LPT_V LPT_V PLK_SIO RTS# TR# RX TX SR# TS# INIT# P STP# WGT# PIRST# TS# SLIN# P IR# RT# L MTR# LPP# L RTS# F# USY H# L TR# FRV# L RROR# P P SRIRQ PLK_SIO STR# P WT# SKHG# INX# P M_SIO SR# SLT SIOSMI# LP_RQ# TRK# PLK_SIO RX RI# M_SIO K# P P P TX # PNF# WP# SIOSMI# V V V V V V V N Suyin_S-GT-P L FMK R *K SW P P R K SW P P P L FMK P U/V L FMK.U.U L FMK RN KX P *P P P L FMK L FMK L FMK U/V R K L FMK L FMK R R *P P P P P N *ces_-- L FMK R *K L FMK L FMK R K P R K.U Quanta omputer Inc. PROJT :F R *R L FMK P RP PR-K L FMK L FMK L FMK R K P P L FMK.U P P U P L L L L LLK LRST# LFRM# LKRUN#/GPIO LPP# LRQ# SRIRQ SMI#/GPIO LKIN V V V V SKHG# HSL# RT# WP# TRK# WGT# WT# STP# IR# R# MTR# INX# NSL RT/IRSL P/INX# P/TRK# P/WP# P/RT# P/SKHG# P/MSN P/RT P/MSN PNF/XRY SLT/WGT# P/WT# USY_WIT#/MTR# K#/R# SLIN#_STR#/STP# INIT#/IR# RR#/HSL# F#_STR#/NSL ST#_WRIT# # SR# SIN RTS#/TST SOUT/XNF TS# TR#_OUT/R RI# IRTX IRRX IRRX_IRSL IRSL IRSL/PWURQ# X/GPIO/JOYTN X/GPIO/JOYTN X/GPIO/JOYY X/GPIO/JOYY X/GPIO/JOYX X/GPIO/JOYX X/GPIO/JOYTN X/GPIO/JOYTN XR#/XNF XR#/GPIO/WO# XIOWR#/XS#/MTR#/RT XIOR#/GPIO/IRSL/R# XS#/R#/XRY X/#/JOYTN/GPIO X/GPIO/JOYTN/SR# X/GPIO/JOYX/SIN X/GPIO/JOYX/RTS# X/GPIO/JOYY/SOUT X/GPIO/JOYY/TS# X/GPIO/JOYTN/TR#_OUT X/GPIO/JOYTN/RI# X/GPIO/XIOWR#/MTX X/GPIO/XIOR#/MRX X/GPIO/MTR#/PIRQ X/GPIO/PIRQ X/GPIO/PIRQ X/GPIO/PRIQ/XST# X/GPIO/XST#/XNF X/GPIO/XST# X/GPIO X/GPIO X/GPIO X/GPIO RP PR-K IR# MTR#, H# WT# FRV# TRK# WP# RT# INX# STP# M_SIO SKHG# WGT# PLK_SIO PIRST#,,,,,,, LP_RQ# SUS_STT# LKRUN#,,,, SRIRQ,, L, L, L, L, LFRM#, MO# RT

27 VPU V VPU VRT R.U.U.U.U.U U V V V V V V V VORF V R * VT N N N N N N N N N N N RP PR-K V KPLK TPT KPT TPLK MSLK MST V ROM ROM ROM ROM R K SRIRQ MTMP RP PR-K,, SRIRQ SRIRQ MTMP T MTV VSUS MX MT_LK R K LFRM# LRQ MTV IN_VOT MX MX MT_T R K, LFRM# L LFRM SYS_IF IN_VOT R MX MX SUS# R *K, L L L SYS_IF * MX MX, L L L IOP LON_VG, SYS_I MX, L L L Input IOP VSUS, L PLK_K L IOP PLK_K PIRST# LLK IOP,,,,,,, PIRST# LRST/RST PU RST LOGI KSMI# Host interface SW SMI PWURQ -ST VPU V-ST -ST V-ST VJ SI# output IOP/SI VJ, SW VPU VPU R VPU PWM_FN T K U KG G/IOP IOP/PWM PWM_FN RIN# KRST/IOP IOP/PWM PWM_FN PWM_FN V PWM or IOP/PWM PWM_FN PORT- PURST# IOP/PWM SWI# MX SW R R RST MX KSIN IOP/PWM TLOW# MX R * K K VPU KSIN IOP/PWM *.U MX /# MX MX FOR ebug KSIN IOP/PWM MUT MX N *MX_UR MX KSIN IOP/PWM L/# MX.U SOT_ MX KSIN MX MX KSIN IOP/URX MX MX KSIN IOP/UTX MX MX KSIN IOP/USLK MT_LK PORT- IOP/SL MT_LK MY MT_T F MY KSOUT IOP/S MT_T MY PURST# F LNV MY KSOUT IOP/RST MY Key matrix scan *Molex_- MY KSOUT MY --P MY KSOUT IOP MY MY KSOUT IOP/SL TF_MLK, MY R MY KSOUT IOP/S TF_MT, MY RPM_FN T * MY KSOUT IOP/T ISP_ON, MY PORT- RPM_FN MY KSOUT IOP/T/XWINT RPM_FN MY P_ MY KSOUT IOP/T P_ MY RPM_FN LOMPM# MY KSOUT IOP/T/XWINT RPM_FN LN_PM#, MY MY KSOUT IOP/LKOUT THR_LRM# MY TU MY KSOUT MY LI# MY KSOUT IOP/RI/XWINT LI# Q MY PORT-- LOMPM# MY KSOUT IOP/RI/XWINT MY U MY KSOUT IOP/XWINT THR N MY MY KSOUT SYS_I NSWON# IOP/SWIN VPU R IN TINT IOP/XWINT - K NSWON#, IN,, PORT- SUS# TK IOP/LPP/XWIN SUS#,, TO IOP/LKRUN/XWINT LKRUN#,,,, TI JTG debug port LMM ROM TMS IOPH//NV R ROM.K TPLK IOPH//NV ROM TPLK TPT PSLK/IOPF IOPH//R ROM TPT MSLK PST/IOPF IOPH//R ROM MSLK MST PSLK/IOPF IOPH//TRIS PORT-H ROM MST KPLK PST/IOPF IOPH//SHM ROM SYS_I KPLK KPT PSLK/IOPF IOPH/ PS interface ROM KPT PSL# PST/IOPF IOPH/, PSL# NUML# PSLK/IOPF ROM R, NUML# PST/IOPF IOPI/ ROM K IOPI/ ROM IOPI/ ROM FLSHROM/TSOP pins _KX IOPI/ PORT-I ROM KX/KLKOUT IOPI/ ROM _KX IOPI/ ROM U KX IOPI/ R ROM ROM ROM IOPI/ Y M R ROM Q ROM K ROMO# ROM Q ROM IOPJ/R PORT-J- ROMW# ROM Q ROM IOPJ/WR ROM Q ROM.KHZ/PPM ROM Q ROM P P SLIO ROM Q ROM ROM Q ROM, FN_KY# HWPG IOPJ/ST IOP THR, T_L_ORG# ROM Q,,,, HWPG SUS# IOPJ/ST IOP T_L_ORG#, PORT-- T_L_GRN# ROM Q SUS# IOPJ/ST IOP T_L_GRN#, PORTJ- SUS_L# ROM Q R IOPJ/PFS IOP SUS_L#, ROM Q GRST# SUSRST# R IOPJ/PLI ROM ROM Q, SUSRST# IOPJ/RKL_RSTO IOPK/ ROM ROM Q RV_ON IOPK/ ROM ROM Q, RV_ON SUSON IOPM/ IOPK/ ROM ROM Q ROM SUSON MINON IOPM/ IOPK/ PORT-K ROM ROM Q/_,,, MINON LN_PON IOPM/ IOPK/ ROM ROM LN_PON VPU V_OR_ON IOPM/ IOPK// PORT-M ROM VPU ROM V V_OR_ON NSWON# IOPM/ IOPK// ROM NSWON# RSMRST# SW IOPM/ IOPK//R R K /N RSMRST# IOPM/ ROM R *KROMW# RST# N PWROK IOPM/ IOPL/ SW ROM R *KROMO# W# N ROMS# IOPL/ PORT-L ROM R *KROMS# O# N.U_ V SL IOPL/ ROM RK # SL IOPL/ YT# LK IOPL/WR RY/Y#.U MWT R K R *K R K VPU PVP U PROJT :F Quanta omputer Inc. Size ocument Number Rev PU- & FLSH ate: Monday, March, Sheet of

28 KYOR/TRK POINT V F - V.U N MY R MY MY FN_KY#, MX Q MY MY MX PWM_FN MX.U.U.U.U FN_VOLT MY MY MX MX O MY MY MX MX - For MI MY U MY MX MX.U MY LMM P MY MX MX MY MY MX MX MY MIL MY MX MX ST FN ONN R.K MY MY MX NSWON# MY Output=VFN x. MIL MY NSWON#, N MY MY R FN_PWR MY MY MY MY K_I K MY MY K_I MY MY K_I V MY MOLX-- P U P --P TP_ IP_RST_S TPT V Q TPLK TU F.- J_KX-K R K RPM_FN V U.U_ KX-K *P *P V V V TP_ R F - V K R K R Q IP_RST_S H/W MONITOR PWM_FN FN_VOLT IP_RST Q V O MMT - U R V N FN ONN.U LMM P OVRT P THRM MX THRM V Q SSOP TU THRMTRIP# P PX MY R MY R K RPM_FN MY V MY P PX P PX P PX MX MX MX MX MX MX MX MX MY MY MY MY, TF_MLK, TF_MT L HIQR- R.K R.K R K U SMLK SMT LRT F POLY SWITH. V L KPLK KPLK L KPT KPT L MSLK MSLK L MST MST L V XP XN PS/ PORT HIQR- FMK FMK FMK FMK.U THRM PSV PSK PSK PSM PSM V.U PSM P PX MY MY PSK P MY PSM P PSM MY PSK P PNY PSM P PSV.U PSK P PX U MY MY MY PSK MY PNY THRM PSM PSM PSK PSK PSV N Suyin_S-T- R.K R K.U MIL P MIL U.U.U FN_PWR P N MOLX-- --P Size ocument Number Rev KYOR & FN PROJT :F Quanta omputer Inc. ate: Monday, March, Sheet of

29 For MI For MI For MI For MI Power hange Model I & II max escrete max max SYSTM POWR Monday, March, Size ocument Number Rev ate: Sheet of PL- LX V SH L RF_V H L SH LX LX SYS_SHN# H V VL VL VPU VPU VOUT V V VSUS V VPU VPU VPU VSUS VSUS V VSUS V VPU VPU PR P SS P.U P U/V.U G G S S PQ SIY P *.U HH- P.U PR. P U/.V PR K/F PR *.U PR.K/F-.U Quanta omputer Inc. PROJT :F PR P.U PR *M G G S S PQ SIY P u/v- PR PL STQ- P.U P U/V PQ SI.U.U.U PR. PR P Z.V PF / P SS P U/V.U P Z.V P u/v- P U/V.U PL UH-SIL PF / PR PR PL HIRR- PQ SI P U/V.U.U P Z.V PR *.K/F P *U/.V P Z.V.U P.U P U/V PL HIRR- P U/.V/SP.U PR * P.V P.U P U/.V/SP PR K/F P PF P.U P QS P.U.U PR K/F P U/V G G S S PQ *SIY PR P *.U R PSR R PR K/F PR K P *P.U PQ TU PR PR K/F- P.U P.U - PU LMM P.U - PU LMM SO- PR K/F HH- P QS P PU PR K.U PR PR K PR.U.U P *U/.V PQ IRLML P U/V PU MX SH SL F OUT V SYN TIM/ON RF SKIP- RST- F SL SH SQ H LX ST L P VL V SHN- L ST LX H RUN/ON P.U PR K.U/V.U P U/.V/SP HWPG,,,, RF_V MIN, SUS SYS_SHN#, MINON,,, SUS SYS_SHN#, MIN,

30 SYS POWR_.V & R TRMINL POWR VSUS PL NPS_ P.U/V P.U/V/XR P.U/V/XR P P/V-XR PR PR PU N/PSV ST VOUT V FK PGOO H LX ILIM VP L P SITS-TR PR L VSUS P U/V/YU/ H PR K/F H_ LX P U V_XR PQ SIY P U V_XR escrete model change high current rate inductor fix before V PL RUH P QS* POWR.V P QS* P U V P.V P U V P.U/V/XR P U V PR.K_F..VSUS SHORT P JP SHORT P JP P *P/V-XR P P/V-XR hange net name P U V PF / PR M_ PR P *.U P MJ PR PR P.U/V/XR PQ SIY P P/V-XR PR K F SMR_VTRM VPU PR K_ PR K_ S_VTTM MVRF_IM P.U/V/XR VTT S P VSNS VRF VQ LPMRX PU P.U/V/XR S_VTTM POWR.V P.U/V/XR.VSUS P U/V/YU/ P U V P *U V SHORT P P JP.U/V/XR VPU VOUT R M Q SI U/V LNV RV_V Q TU VPU VOUT PG PG PQ SIY,,,, HWPG,,, MINON, SMR_VRF, RV_ON,,, LNV,, RV_V,,,, HWPG,,,, HWPG LN_PON Q TU R M.U.U MO S-S S WOL NL S WOL ISL S S LN_PON HIGH HIGH LOW LOW LOW PROJT :F Quanta omputer Inc. Size ocument Number Rev.V SUS/SMR_VTRM ate: Monday, March, Sheet of

31 mil m mil m mil.v/.v Monday, March, Size ocument Number Rev ate: Sheet of SUSON SUS MINON MINON J J MINON J RV_.V VPU V V VOUT VSUS.VSUS VSUS VOUT.V SMR_VTRM.VSUS.V.VSUS.V.VSUS PR * PR M PQ N PR P *P PR M P *P P.U PR P U/V PR M P *U/V PQ N PR PQ N PR PR K R K PR K P *.U U/V PQ TU PU SIS-.TR N J VO P *u/v- PR K P U/V PQ TU PR PR PQ MMT PR K PR M PQ N PR PQ N PQ N.U PU *SIS-.TR N J VO PR M P U/V PU SIS-.TR N J VO PR.K PR K PQ N PR PR P u/v- P.U Quanta omputer Inc. PROJT :F PR P *.U P.U PR M PQ N P.U P.U PQ N PQ TU PR U SI- Vin S P Vout PQ TU PR M PQ N PR M PQ N R.K MINON,,, MIN, SUSON SUS RV_ON, RV_.V MINON,,, IN,, VON_GT

32 PJ MJ-- _JK,, P.UV IN VPU MTMP MT_LK MT_T PR K/F P.U V P.UV LM. *P PR K P P V PR K OS KHz For MI *P PR K LM. V P P P *.UV *.UV *.UV MTMP - PQ IMZ P SS PU LM. S_ V P V P P.UV XR/.U LMM PR K PR.K/F PR K ZV P.UV XR/ PU LMM PU LMM P SS VH _ V PU MXFUT V OUT P PR.U P.U RS V-ST -ST RS- P.UV XR/ P U P.U - - PR K HIRR- PL PL HIRR- P P PR /# PF.UV XR/ TR/F PJP VTL PR P P PQ N Tyco_ -P PR K PR *K/F P MT P P SYS_I VPU V P.U ITL P.UV P.UV PR K PR P.U RFIN hange MOS vendor PQ SUP- PU P P MXI.U.U TR/F PF P Z.V PR PR K P.U P P P UV XS/ PR K IN IN VTL ITL RFIN OK IHG IINP V I S MTMP PR SYS_IF SSP SSN P Z.V PR K/F ONSW SSP SSN PR K LLS LO LOV ST HI LX LO P SIP SIN TT RF LS P.UV P P PR P P.U.U.U ST MT PR K LX SIP SIN RF P P P P P UV XS/ P P SS.UV XR/.K/F PR K/F urrent limit. P HIRR- UV XS/ PL PL HIRR- PL HIRR- PR MT P.U PR PR.//W P.UV PR P P UV XS/ G S P P.UV.UV PQ SIY P P.UV.UV PR K/F MT_T MT_LK PR K/F G S P.UV XR/.U/V/XS P.U PR PR PR PR MT P.UV XR/.UV XR/ VPU P.U MTV PR K HIRR- PL MT_T MT_LK VON PR KF P.UV P.UV VON_GT PL UH-SIL - PU LMM MTV P.UV P.UV hange MOS vendor PQ SUN- PF PR.K LXR P.UV P.UV P.UV / PR *M VL PQ N VH PR K PQ TU PR K P.UV P.UV PR. ONSW P.UV P.UV PR K P *ZV PR *M ONSW hange MOS vendor P.UV VON /# L/# PQ SUN- S S_P P _ P P.//W PQhange MOS vendor SUP-.U V PQ TU For MI.U.U PR PR K P u/v-.u P SS.U PR K/F SYS_SHN#.U PR K/F P U/V SS P PR K PQ MMT P u/v- PR K MMT PQ P UV XS/ PR /F_PT P.U P SS SYS_SHN#, PR Power dd /F_PT Size ocument Number Rev ustom TTRY HRGR IN_VOT P V P SS PR K PR /F_PT PR * PR /F_PT MT PROJT :F Quanta omputer Inc. V Monday, March, ate: Sheet of

33 V V attery Feed Forward _OR R V_ PU_VI PU_VI PU_VI PU_VI PU_VI PU_VI VVIPG PR K PR K VVIPG PR K PR K PR K PR * PR V * PR K P U RSN -RSN PU ISL V VI VI VI VI VI VI NLL RSN SN# RMPJ VR-TT PWM ISN ISN- PWM ISN ISN- PWM ISN PR.K/F RMPJ PR K/F PWM ISN ISN- PWM ISN ISN- PWM ISN V PR K PWM ISN ISN- PWM ISN ISN- PWM ISN V_OR_ON VVIPG V PR PR PR K PU IN OUT N PG MI-.M P nf V_VI V_VI.V/. P UV XS/ ISN- ISN- ISN- PRSLPVR, STP_PU# PR PR RSN -RSN PR.K/F OST PR /F P PR RSV SV NT SOFT.U FS.K/F OST SV SOFT FS RSV NT PWM ISN ISN- OMP F N VIFF PR *R V PWM PWM OMPR ISN ISN P ISN- ISN- *.K OMP P PR P F N PR *R VIFFR P * PR *R VIFF NT Linearization Network for load-line compensation PR.K/F PR *K VRTN VSN PGOO OFS VIFF FS PR.K/F VIFFS PR P *P NTR PR *R P U VSN ISL_PG V PR K P HWPG,,,, VIFFG PQ N.K/F V V PR.K PR *K P *.U/V FOR PRSOTT OOTSLT = HI FOR NORTHWOO OOTSLT=LOW. When mode control signal is high/ low, the VR will operate to Northwood/ Prescott load line.. VI(.) should be pulled high, when the VR operates to Nothwood load line. VRTN PR SS * PR PR PR * Remote Sensing V_OR,,,,,,,,, VOR_SNS _SNS PR K/F FS PR *.M PQ *TPT PQ *N FSG OOTSLTR PQ *MMT PR *K PR *K OOTSLT V_ PROJT : F Quanta omputer Inc. Size ocument Number Rev ustom OR V- Monday, March, ate: Sheet of

34 _OR PL FMJHSNT() P P V U/V U/V PL FMJHSNT() PR OOT P P P P PR.U *FMJHSNT(). *U/V *U/V *U/V PL P P P PU *U/V U/V PWMOOT.U V OOT PR PQ ORVR PWM PWMUGT PWMUGTR IRLR_TO PR PWM PWM UGT V_OR,,,,,,,,, PL.//W PWMN PWMPHS N PHS V_OR P U V P PR U/V OOT PR. P PU PWM PWMN PR PWMLGT.U P P K LGT PR P P P P P P P ISL-T *. PQ P U.U IRLR_TO QS* PR OR V PR P OOT U/V PWM PWMN PWMLGT LGT P ISL-T.U. PWMUGTR PR *. P QS* OR PWM PWM PR K PR K P P PR PWMLGT.U P P K LGT PR P P P P ISL-T *. PQ PR U.U IRLR_TO P QS* OR P U P PWMLGT LGT.U ISL-T PR PU PWMOOT V OOT PR PWMUGT PWMUGTR PWM UGT PWMPHS N PHS PWMOOT V OOT PR PWMUGT PWM UGT PWMPHS N PHS.U.U PQ IRLR_TO PQ IRLR_TO PQ IRLR_TO PQ IRLR_TO P QS*.U R R Size ocument Number Rev PR R ustom ISN OR V- ISN PR R ate: Monday, March, Sheet of P *P P *P U/V P *P.U P P P P P P P PR P P P P PR _OR P.U ORVR PR.//W V_OR U/V/SR- U/V/SR- U/V/SR- P P P P U/V/SR- U/V/SR- U/V/SR- U/V/SR- _OR P P P P P.U *U/V *U/V *U/V *U/V ORVR PR PL.//W V_OR ISN- ISN PR R PR R P P P *U/V *U/V *U/V PL PR *. OR P *P ISN- ISN PR PR ISN- ISN- ISN P U/V ISN- ISN V ISN- ISN ISN PR R PR P PR R OOT U/V PR _OR. P PU P P P P P PWMOOT.U V OOT.U PR PQ *U/V *U/V *U/V *U/V ORVR PWM PWMUGT PWMUGTR PR PWM PWM UGT IRLR_TO PL.//W PWMN PWMPHS N PHS V_OR ISN- U/V/SR- U/V/SR- U/V/SR- P.V PROJT : F Quanta omputer Inc.

35 G[..] G[..] N,,, MINON, MIN VG_G VG_R VG_ T.VSUS.U HWPG.U N VG_VSYN VG_R VG_G VG_ - RP X.U V V.U.VSUS VG_VSYN VG_HSYN VG_ VG_.U THR_LRM# VPU VPU,,,,,,,.U.U PIRST# G G G GIRY# GTRY# GSTOP# GFRM# GVSL# G G G G G# G GPR G G G# G G G S S S S GRF# GPIP# GWF# S S PIRQ# GST GGNT# GPU_VRF LK_GP, NUML#, PSL#, RVL#, VJ VJ - GP_VRF TF_MT, TF_MLK, G G G G G# GST GST# G G G G G G# G G G G GST GST# G G G G G G GSST GSST# S S GST GST GRQ# GP_USY#, STP_GP# GP_VRF SUS_L#, T_L_ORG#, T_L_GRN#, RF_L, RF_L-, LON_VG, ISP_ON,.V N_ N_G N_R N_VSYN VG_ VG_ VG_HSYN RP X RP X RT_ RT_G RT_R RTVS_VG R K/F GP_VRF R K/F.U N_HSYN N_ N_ RTHS_VG T LK RP X PROJT :F Quanta omputer Inc. Size ocument Number Rev VG onn ate: Monday, March, Sheet of

PA1A BLOCK DIAGRAM NWD/PRESCOTT / SPRINGDALE

PA1A BLOCK DIAGRAM NWD/PRESCOTT / SPRINGDALE P LOK IGRM NW/PRSOTT / SPRINGL /TT ONNTOR TT HRGR PG PG NW/PRSOTT Pins (Micro-FPG) PU Thermal Sensor PG locking K PG PU OR ISL PG, / MX PG PG R-SOIMM R-SOIMM Primary Master I - H PG HNNL R SRM.V, MHz.

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

QUANTA COMPUTER INC.

QUANTA COMPUTER INC. QUNT OMPUTER IN. PGE ontent PGE ontent 0 0 0 T PGE OVER T LOK IGRM NW/PS (HOST US) NW/PS (POWER/N) MH (Host bus) MH (GP bus & HU I/F) GMH (PWR & GN) GMH R- & R- IH-M(PU,PI,IE) IH-M (US,HU,LP) IH-M(POWER&GN)

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

DM1 DC/DC CPU VR PG 43 PG 39 LVDS. Chrontel 7009 DVOB TV EN-CONDE PG 13 USB ATA 66/100 ATA 66/100 33MHZ, 3.3V PCI PHY PG 32 SWITCH PG 33 USB

DM1 DC/DC CPU VR PG 43 PG 39 LVDS. Chrontel 7009 DVOB TV EN-CONDE PG 13 USB ATA 66/100 ATA 66/100 33MHZ, 3.3V PCI PHY PG 32 SWITCH PG 33 USB M RUN POWER SW PG /TT ONNETOR TT SELETOR PG PG othan (Micro-FPG) PG, / PG PU VR PG Vtt & V_._MH.V,.V.V,.V PG 0 PG, LOKS PG RESET KT PG R-SOIMM PG 0 R-SOIMM PG 0 R-Termiation TT HRGER PG 00// MHZ R PS.V

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

MT9V128(SOC356) 63IBGA HB DEMO3 Card

MT9V128(SOC356) 63IBGA HB DEMO3 Card MT9V(SO) IG H MO ard Page escription Page lock iagram Pinout Sensor Power Supply VideoOut_lock_Reset xternal Interface Rev Who ate escription Rev 0.0 jwrede 0/0/0 ase Schematic for ustom esign Rev 0. aralex

More information

Am186CC and Am186CH POTS Line Card

Am186CC and Am186CH POTS Line Card RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to

More information

Intel 100MHz Pentium(R) II processor/440gx AGPset Dual-Processor Customer Reference Schematics

Intel 100MHz Pentium(R) II processor/440gx AGPset Dual-Processor Customer Reference Schematics Revision.0 Intel 00MHz Pentium(R) II processor/0gx GPset ual-processor ustomer Reference Schematics TITL PLTFORM OMPONNTS IVISION 00 PRIRI ITY R. FM- FOLSOM, 0 PG OVR SHT LOK IGRM SLOT ONNTOR,,, LK SYNTHSIZR

More information

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031 MOEL REV HNGE LIST Model Page T/ M OR FROM TO T/ M TM00 TM00 PGE --- Enable LKM from clokc generator for the PLL circuit of, and disable the ocsillator circuit of PI PLL. PGE --- Remove H/W shutdown circuit

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N 0 THIS RWG ONORMS TO.S. -T-0-00-0- U/0V +/-% 00N +/-0% 0N +/-0% U/0V +/-% 00N +/-0% 0 0N +/-0% R R 0R % P/0V +/-% K % U S YLLOW U 0 U U S0LV0 MLKTON /R S S R SK LS MULTI U/0V +/-% 00N +/-0% 0N +/-0% LLK+

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

H NT Z N RT L 0 4 n f lt r h v d lt n r n, h p l," "Fl d nd fl d " ( n l d n l tr l t nt r t t n t nt t nt n fr n nl, th t l n r tr t nt. r d n f d rd n t th nd r nt r d t n th t th n r lth h v b n f

More information

PCI9054RDK-860 BLOCK DIAGRAM

PCI9054RDK-860 BLOCK DIAGRAM N HISTORY N NUMR T NOT xxx-xxx 0/0/. M signals added: R0, R, R, and R to include VFLS[:0] and FRZ to the M connector.. dded pull up to and : R, R, R, R, U, and U0. xxx-xxx 0//. SRM: added R MUX(U,U,U):

More information

H-LCD700 Service Manual

H-LCD700 Service Manual H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug

More information

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0

More information

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2.

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2. +.0V IN J PJ-0 _ONN VUS JP JUMPERT VUS_FP 00 F FERRITE_E..V U TPS0 GN F TGN PF R.K % VP. R K %.V /.V ORE.V I/O U TPS0 JP VP JP HR VP_GL U TPS0 R.K LM0EM -. JP HR VORE_GL VORE. GN F TGN 0 PF R.K % R K %.

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M

[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M R00 R000 J00 MI-OS-T J000 MI-OS-T V T V T 0.u.V 0 J00 000 0.u.V R-00 MIIS0 MIIS0 [,,] [,] [,,,] [,] V0 V00 V0 p 00 00p 00 p 00 V0 VUS VIO T_HG_STT GPIO_HG_N 00 p 0 p 00 p 0 p 00p 0 00p 0 R0 R0 00K 0 LM0SN

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

On Hamiltonian Tetrahedralizations Of Convex Polyhedra

On Hamiltonian Tetrahedralizations Of Convex Polyhedra O Ht Ttrrzts O Cvx Pyr Frs C 1 Q-Hu D 2 C A W 3 1 Dprtt Cputr S T Uvrsty H K, H K, C. E: @s.u. 2 R & TV Trsss Ctr, Hu, C. E: q@163.t 3 Dprtt Cputr S, Mr Uvrsty Nwu St. J s, Nwu, C A1B 35. E: w@r.s.u. Astrt

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

N02 BLOCK DIAGRAM ULV DOTHAN+ALVISO(915GMS)+ICH6-M

N02 BLOCK DIAGRAM ULV DOTHAN+ALVISO(915GMS)+ICH6-M N OK IGRM UV OTHN+VISO(GMS)+IH-M Intel UV Peutiun-M / UV eleron-m UV othan / UV eleron Pins (Micro-FG) PG, PU Thermal Sensor GMTP lock Generator IT VPG PG TV PG S_VIO FS MHZ VS Panel PG R.G, RT port PG

More information

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160 Service Service Service W-V0 0-0 Product Service Group udio Service Information lready published Service Informations: ORRTION TO SRVI MNUL elow are corrections to the circuit diagram parts list: OMI OR

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information

Exhibit 2-9/30/15 Invoice Filing Page 1841 of Page 3660 Docket No

Exhibit 2-9/30/15 Invoice Filing Page 1841 of Page 3660 Docket No xhibit 2-9/3/15 Invie Filing Pge 1841 f Pge 366 Dket. 44498 F u v 7? u ' 1 L ffi s xs L. s 91 S'.e q ; t w W yn S. s t = p '1 F? 5! 4 ` p V -', {} f6 3 j v > ; gl. li -. " F LL tfi = g us J 3 y 4 @" V)

More information

[1] [1] C7 10nF. C4 10nF SCL [2] SDA [2] CS_SD PWR_PRSNT [4] INT_BTN0 [2] INT_BTN1 [2] LOADER_EN [4] [1] TXLED [1] J11 [1] RST +3V3 RST

[1] [1] C7 10nF. C4 10nF SCL [2] SDA [2] CS_SD PWR_PRSNT [4] INT_BTN0 [2] INT_BTN1 [2] LOADER_EN [4] [1] TXLED [1] J11 [1] RST +3V3 RST 0 [] [] [] [] [] [] [] [] [] [] [] [] MOSI MISO SK 0 H H N_MS TMS RX TX SL J P_MOSI P_MISO P_SK P_ P_IO0 P_IO P_IO P_ P_ 0 P0_GN P_NT P_GN/NT P_RXL/SS P_TXL P_IO P_(SL) P_(S) P_ P_0 0 P0_ P_ P_IO P_R+

More information

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT LTER YLONE III EP evelopment & Education OR SHEMTI ONTENT PGE TOP MEMORY OVER PGE, TOP SRM,FLSH 0 ~ 0 0 ~ 0 ISPLY VG, LE, SEGMENT 0 ~ 0 IN/OUT LOK, PS, RS, UTTON, SWITH, ONNETOR,S R 0 ~ FPG yclone II EP

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON 0 _HI _LO F J 0V J 0V J 0V T T-00-N V V- KP0M 00uF/V _ON V N JV J ON -V_LY _ON V N W-0---S-0 _ON N PW000-SFH P.O. OX 0, NL. PTOOUH, ONTIO N KJ Y PHON (0) - FX (0) -0 WWW.YSTON. LT 00 igital Power Supply

More information

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1 header). Also used on IO Matrix (IOMx) NXP VKIT-SZV Table of ontents 0 LOK IGRM N NOTS 0 I/O Headers 0 Power/MU 0 Peripherals 0 US/OSM Revisions Rev escription esigner ate X Initial raft 00 Release 0/0/ X hanged MU to SZV 0// U T I O N : This

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

3JTech PP TTL/RS232. User s Manual & Programming Guide

3JTech PP TTL/RS232. User s Manual & Programming Guide JTech PP-00 TTL/RS User s Manual & Programming Guide Revision. J Tech o., Ltd. Fu-Hsing N. Rd., F Taipei, Taiwan Tel: +--00 9 info@jtech.com.tw JTech (J Eng.), Inc. E. Valley lvd., Suite ity of Industry,

More information

SM XBEE MODULE XBEE SMT MODULE NC GND GND RF_SELECT VCC COMM/AD0/DIO0 AD1/DIO1 DOUT/DIO13 AD2/DIO2 DIN/CONFIG/DIO14 DIO12 AD3/DIO3 RESET RTS/DIO6

SM XBEE MODULE XBEE SMT MODULE NC GND GND RF_SELECT VCC COMM/AD0/DIO0 AD1/DIO1 DOUT/DIO13 AD2/DIO2 DIN/CONFIG/DIO14 DIO12 AD3/DIO3 RESET RTS/DIO6 0 ONI N RST SW T00Q R 0 X_V R0 TI TMS T TO R IN T R V P TSW0 0 urrent Testing TSW00S P R OUT IO RSSI_PWM PWM X_V 0 0u/0V R R R R R R TR/PIN_SP 0u 00n p.p X_OUT X_IN X_IO X_RST X_PWM X_/MS_X X_TR/PIN_SP

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

Power. Video out. LGDC Subsystem

Power. Video out. LGDC Subsystem Power LE_UX# LG Evaluation System: Mainboard Revision: P Reference I: 00 # Video out LG Subsystem _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I/O ISP_LK I[..0] ISP_[..0]

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

REFERENCE DESIGN PCIE SINGLE LANE 1000/100/10 BASE-T INTEL 82583V ETHERNET CONTROLLER

REFERENCE DESIGN PCIE SINGLE LANE 1000/100/10 BASE-T INTEL 82583V ETHERNET CONTROLLER RRN SIGN PI SGL LN 000/00/0 S-T TL V THRNT ONTROLLR TL LN SS IVISION N.. th VNU HILLSORO, OR TITL SIZ O OUMNT NUMR RV T SHT V RRN SIGN.0 0--00 UNTIONL LOK IGRM TL LN SS IVISION N.. th VNU HILLSORO, OR

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

U100. cgen_by BYPASS. cgen_cp CLK_FPGA_P (OUT0A) OUT0 CLK_FPGA_N (OUT0B) OUT0 (OUT1A) OUT1 (OUT1B) OUT1 (OUT2A) OUT2 U10 DS90LT012AH (OUT2B) OUT2

U100. cgen_by BYPASS. cgen_cp CLK_FPGA_P (OUT0A) OUT0 CLK_FPGA_N (OUT0B) OUT0 (OUT1A) OUT1 (OUT1B) OUT1 (OUT2A) OUT2 U10 DS90LT012AH (OUT2B) OUT2 9 0 TX nternal Reference loop filter for internal V vco_cp R.0 vco_vtune loop filter for VX vcxo_cp R0 0 vcxo_vtune V_TX: 0 0u VTX Vcc X UT /TU V_TX: R 0 0n p cgen_int_ref p vcxo_clk R 0 refer Ref ode

More information

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th n r t d n 20 0 : T P bl D n, l d t z d http:.h th tr t. r pd l 46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l

More information

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP MU ROOTIS / ORO MU_NRESET R_[0..] R_[0..] R_ R_ R_ R_ R_ R_0 R_0 R_ R_ R_ R_ R_ R_ OTG_S_VUS OTG_S_N OTG_S_P OTG_S_I OTG_S_O OTG_S_PWR OTG_S_I OTG_S_N OTG_S_P OTG_S_O OTG_S_VUS UT_USER UT_USER SW_USER

More information

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n R P RT F TH PR D NT N N TR T F R N V R T F NN T V D 0 0 : R PR P R JT..P.. D 2 PR L 8 8 J PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D.. 20 00 D r r. Pr d nt: n J n r f th r d t r v th

More information

POWER Size Document Number Rev Date: Friday, December 13, 2002

POWER Size Document Number Rev Date: Friday, December 13, 2002 R0 [ /W 0 0.00uF/00V - D0 KP0M L0 L D0 N 0 00uF/00V 0 0.uF R0 M [ /W R0 M [ /W R0 M [ /W R0 M [ /W 0 0.00uF/KV D0 PS0R 0 0uF R0 00K [ W D0 FR0 R0 0 [ /W O O T0 O,, POWER X'FMR 0, D0 DQ0 R [ /W 0.00uF/00V

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND +V +V 00nF/0V 00nF/0V 00nF/0V 00R/00MHz.µF/0V 00nF/V 00nF/V 0K K n.b. 0k 0k 00/p/0v 00/p/0v MHZ-.X. 00nF/V 0R 0R µ/v MK0XVLK MK0XVLK 00nF/0V 00nF/0V µ/v 00R/00MHz 0R 0 0 0 L0 0 0 R0 R0 R0 R0 L0 L0 Y0 0

More information

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3 MU THERMISTOR- MU LI_RX LI_TX LI_RX LI_TX MX_TX MX_RX MX_/RE MX_E MX_TX MX_RX MX_/RE MX_E MX_LI +.V_MU R 0K R 0K R R R R LE_POWER_STGE - Out GN J LE- -V LE Power Stage LE_POWER_STGE - Out GN J LE- -V LE

More information

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0] STTTW STTLKW POW[:0] PTW[:0] SYNHW PLKW Sheet_ STTTS STTLKS POS[:0] PTS[:0] SYNHS PLKS Sheet_ Spareates PLKS SYNHS PTS[:0] POS[:0] STTLKS STTTS MLKS MTS Sheet_ PLKW PLKS SYNHW SYNHS PTW[:0] PTS[:0] POW[:0]

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD fb_inj fb_inj JS0 JS JS U JS Vsyn JS V PT/K 0 VSS PT/K GMXF- GMXF PT/K OS- JS OS PT/K OS- OS PT/K Squirt- RST PT/K ccel- PT0 PT/K Idle- JS Warmup- PT PT0/K0 FP- PT VSS 0 PT V TX- PT PT/ 0 JS JS0 RX- PT0/Tx

More information

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/ Power power.sch udio SOUN_OUT audio.sch Phi P[0..] P[0..] Phi P[0..] P[0..] PU Phi P[0..] P[0..] [0..] [0..] I/O MP ROMIS Phi [0..] [0..] I/O MP ROMIS Phi UL [0..] [0..] VI_S MP ula.sch LUE RE SYN M[0..]

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

XBee Interface Board XBIB-U-DEV TH/SMT Hybrid

XBee Interface Board XBIB-U-DEV TH/SMT Hybrid 0 ONI N RST V X_V P ONRVSM00 X_V Populate jumper to switch rf output to onboard RPSM P TSW00S SW T00Q SW T00Q R 0 X_V R0 TI TMS T TO R IN T R P TSW0 0 0 urrent Testing TSW00S P R OUT IO RSSI_PWM PWM TR/PIN_SP

More information

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23 E-UM ESIGN VER : RUN POWER SW PG /TT ONNETOR TT HRGER PG PG othan ( Micro-FPG) PG, / V_SR VSUS PG PU VR PG LOKS PG R-SOIMM PG, R-SOIMM PG, MHZ R I FS MHZ lviso GM/GML PG PG,,,0, LVS TVOUT VG Panel onnector

More information

SIT REV : 3A

SIT REV : 3A Inverter"WXG VIN(V): W.V: W Power / converter Page 0~ lcok Gen. K0-M PU IS0 / P-M(othan)/eleron IS0 Page / Page V lock iagram SIT RV : 00-0- SVIO Page RT Page lviso-gm R /00 Page //// Page /0 WLN Mini-PI

More information

l f t n nd bj t nd x f r t l n nd rr n n th b nd p phl t f l br r. D, lv l, 8. h r t,., 8 6. http://hdl.handle.net/2027/miun.aey7382.0001.001 P bl D n http://www.hathitrust.org/access_use#pd Th r n th

More information

SVT REV : 3B

SVT REV : 3B Inverter"WXG VIN(V): W.V: W Power / converter Page 0~ lcok Gen. K0-M PU IS0 / P-M(othan)/eleron IS0 Page / Page V lock iagram SVT RV : 00-0- SVIO Page RT Page lviso-gm R /00 Page //// Page /0 WLN Mini-PI

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

othan RJ lock iagram PIN (micro F-PG) P,,, w, w inch XG, SXG+ / MHz VI M/M LVS L P LVS lviso GM/PM RII / UNUFFERE RII SOIMM P Hyper memory P,, R/G/ RT PIE Lanes P R/G/ PIN (micro FG) P,,, RII / UNUFFERE

More information

BL1 CELERON-M/PENTIUM-M. VF-co-cc. INTEL Mobile_479 CPU. Page:2, 3 HOST BUS 400MHZ NB RC410MB/RC410MD ATI. Page: 5, 6, 7, 8 2X PCIE.

BL1 CELERON-M/PENTIUM-M. VF-co-cc. INTEL Mobile_479 CPU. Page:2, 3 HOST BUS 400MHZ NB RC410MB/RC410MD ATI. Page: 5, 6, 7, 8 2X PCIE. PU ORE SENTEH S VPU V_S/VSUS V VSUS/V V/V.V_S MXIM MXETJ.VSUS/.V.V MXIM MXEEI.V SENTEH S*.VSUS.V GMT G Page: Page: Page: TTERY HRGER MXIM MX Page: Page:, Power State Table Power Name ontrol Signal V_ORE

More information

BLOCK DIAGRAM THERMAL POWER (IMVP4) BANIAS 24.5W FAN PSB DDR TERMINATION LVDS MCHM MONTARA -GM 3.8W LCD 855GM/GME:266/ GM/GMV/GME:266/266/333

BLOCK DIAGRAM THERMAL POWER (IMVP4) BANIAS 24.5W FAN PSB DDR TERMINATION LVDS MCHM MONTARA -GM 3.8W LCD 855GM/GME:266/ GM/GMV/GME:266/266/333 ard Reader N L NeNe Le LOK GN LOK IGRM North ridge GM GM GM GM GMV ischarge circuit R UIO MP & MI RUS PMI PU eleron anias othan(00) eleron anias othan(00) eleron anias othan(00) eleron anias othan(00)

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

Version 300. CPU: Willamette/Northwood mpga-478b Processor

Version 300. CPU: Willamette/Northwood mpga-478b Processor MS- Version 00 NTL (R) rookdale- hipset Willamette/Northwood pin mp- Processor Schematics PU: Willamette/Northwood mp- Processor System rookdale- hipset: NTL MH (North ridge) NTL H (South ridge) On oard

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

R14 T14 P14 T15 R15 H10 H11 H14 H16 H9 G12 G13 G15 G14 G11 G10 B16 B15 D10 B10 G9 F9 D9 A9 C9 B9 G8 F8 E8 D8 B8 C8

R14 T14 P14 T15 R15 H10 H11 H14 H16 H9 G12 G13 G15 G14 G11 G10 B16 B15 D10 B10 G9 F9 D9 A9 C9 B9 G8 F8 E8 D8 B8 C8 0 P00 P0 P0 P0 P0 P0 [] S [] SL [,] USRT0_RX [,] USRT0_TX P0 P P P P P P [,] USRT_RX [,] USRT_TX P P0 [,] LK [,] PWRL [,] L [,] L [,] L [,] L [,] L [,] L [,] L [,] L [,] SW R K K K K K K 0 0 L L M M M

More information

VIA Apollo ProMedia Board Schematics

VIA Apollo ProMedia Board Schematics VI pollo ProMedia oard Schematics 0TF TITLE SHEET No. OVER SHEET SOKET 0 PROESSOR, NORTH RIGE VT0/, SOUTH RIGE VT/, LOK SYNTHESIZER GTL+ US N PULL UP RESISTORS SRM IMM SLOTS / 0 PI SLOT & PI SLOT PI SLOT

More information

SEE PAGE 2 FOR BRUSH MOTOR WIRING SEE PAGE 3 FOR MANUFACTURER SPECIFIC BLDC MOTOR WIRING EXAMPLES EZ SERVO EZSV17 WIRING DIAGRAM FOR BLDC MOTOR

SEE PAGE 2 FOR BRUSH MOTOR WIRING SEE PAGE 3 FOR MANUFACTURER SPECIFIC BLDC MOTOR WIRING EXAMPLES EZ SERVO EZSV17 WIRING DIAGRAM FOR BLDC MOTOR 0V TO 0V SUPPLY GROUN +0V TO +0V RS85 ONVRTR 9 TO OM PORT ON P TO P OM PORT US 9600 U 8IT, NO PRITY, STOP, NO FLOW TRL. OPTO SNSOR # GROUN +0V TO +0V GROUN RS85 RS85 OPTO SNSOR # PHOTO TRNSISTOR TO OTHR

More information

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF. POWER_KEY POWER_OFF US_IN WKEUP H_ET HG_STTUS PLYKEY +VRT VT VUS +VRT LI_.V LI_.V VUS VT VTT VTT VTT +V +V +V +V VTT V +V T uf uf R k R k uf uf R k R k VIN VOUT U XPM U XPM Vbat ON ON ON ON KW ON/OFF KW

More information

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM MU LE POWER STGE MU MX LI LI_TX LI_RX THERMISTOR- MX_RX MX_TX MX_E MX_/RE EN_ EN_ EN_ EN _ V LE Power Stage LE POWER STGE LE+ LE- LE+ LE- R R 0 J 0 Way 0 LI_TX LI_RX MX_RX MX_TX MX_E MX_/RE V LE Power

More information

2 xg v Z u R u B pg x g Z v M 10 u Mu p uu Kg ugg k u g B M p gz N M u u v v p u R! k PEKER S : vg pk H g E u g p Muu O R B u H H v Yu u Bu x u B v RO

2 xg v Z u R u B pg x g Z v M 10 u Mu p uu Kg ugg k u g B M p gz N M u u v v p u R! k PEKER S : vg pk H g E u g p Muu O R B u H H v Yu u Bu x u B v RO HE 1056 M EENG O HE BRODE UB 1056 g B u 7:30 p u p 17 2012 R 432 R Wg Z g Uv : G g B S : K v Su g 33; 29 4 g u R : P : E R B J B Y B B B B B u B u E B J Hu u M M P R g J Rg Rg S u S pk k R g: u D u G D

More information

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31] V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH

More information

HIgh Voltage chip Analysis Circuit (HIVAC)

HIgh Voltage chip Analysis Circuit (HIVAC) ate: esigner: RWING NO: SLE: SHEET: OF TOP MK HIgh Voltage chip nalysis ircuit (HIV) March H_I_RSEL H_I_RSEL H_I_SEL H_I_ H_I_ H_I_ H_I_SEL H_I_SW H_I_S H_I_S H_I_S H_I_P H_I_P H_I_P H_I_P H_I_PSH H_I_PSL

More information

n

n p l p bl t n t t f Fl r d, D p rt nt f N t r l R r, D v n f nt r r R r, B r f l. n.24 80 T ll h, Fl. : Fl r d D p rt nt f N t r l R r, B r f l, 86. http://hdl.handle.net/2027/mdp.39015007497111 r t v n

More information

4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n tr t d n R th

4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n tr t d n R th n r t d n 20 2 :24 T P bl D n, l d t z d http:.h th tr t. r pd l 4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n

More information

QUANTA COMPUTER INC. (March/31/2003) Rev : E POWER 12V_HDD & AGP(VDDQ) POWER - DDR & 2.5V SYSTEM POWER POWER DISCHARGE POWER CORE

QUANTA COMPUTER INC. (March/31/2003) Rev : E POWER 12V_HDD & AGP(VDDQ) POWER - DDR & 2.5V SYSTEM POWER POWER DISCHARGE POWER CORE QUNT OMPUTR IN. (March//) Rev : PG ontent PG ontent over Page System lock iagram SOKT - SOKT - SOKT - - (Host/GP) - (Memory for R) - (HyperZip/VG/Misc.) - (Powers) - (PI/I/HyperZip) - (Misc. Signals) -

More information

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested

More information