QUANTA COMPUTER INC. (March/31/2003) Rev : E POWER 12V_HDD & AGP(VDDQ) POWER - DDR & 2.5V SYSTEM POWER POWER DISCHARGE POWER CORE

Size: px
Start display at page:

Download "QUANTA COMPUTER INC. (March/31/2003) Rev : E POWER 12V_HDD & AGP(VDDQ) POWER - DDR & 2.5V SYSTEM POWER POWER DISCHARGE POWER CORE"

Transcription

1 QUNT OMPUTR IN. (March//) Rev : PG ontent PG ontent over Page System lock iagram SOKT - SOKT - SOKT - - (Host/GP) - (Memory for R) - (HyperZip/VG/Misc.) - (Powers) - (PI/I/HyperZip) - (Misc. Signals) - (US//IP) - (Powers) Main lock Generator & UFFR GP SLOT RT,L LI,LON & FN ONTROL IMM & IMM R_TRMINSION US,L/,PS,PW & RST ONN PI ONN & PULL UP LN PHY (L) & RJ,RJ I (H & ROM) & LPT (RTL) HOL,MI,RT & OM SUPR_I/O & IOS ROM UIO O(L) UIO MPLIFIR(LM & ) WL UIO J (Z) TTRY ONN & POWR JK POWR V_H & GP(VQ) POWR - R &.V SYSTM POWR POWR ISHRG POWR OR PROJT : T Quanta omputer Inc. Size ocument Number Rev ustom OVR PG ate: Friday, pril, Sheet of

2 ard Reader onnector PG V oard or GP oard L oard onnector PG Keyboard onnector PG Video ridge SiS/ LV Graphic hip Ti or nvii US PG US PG GP onnector PG Y/ S-Video PG H PG ROM PG US PG US PG KY MTRIX PS RG RT PG SONRY I PRIMRY I US GP X US RG IOS PG Winbond/ WL PG T PU INTL P (SOKT-) PG :,, Host us (/MHz) NORTH RIG SIS M (G ) PG :,,, MUTIOL MHz SOUTH RIG SIS (G ) PG :,,, LP /MHz R SRM MII LP PI US PI oard onnector PG PI oard L O N G - I M M PG LN PHY roadcom/ L PG PHY gere/ FW PG udio J O/ OZ PG udio odec Realtek/ L PG udio mp NS/ LMLQ PG udio mp NS/ LML PG L O N G - I M M PG RJ PG PG PG udio J oard onnector PG MI-IN PG Headphone PG Speaker PG Sub-woofer PG *PU/PU- *SRM *HyperZip *GP *PI *RF *MHz */MHz LK_IN *LK_OUT/- F_OUT F_IN RTV V V VQ V_H._M._MM R_ VPU VPU VSUS VSUS V VOUT V.VSUS.V Main LOK GN. PG : R LOK UFFR PG : Power RT PG : TTRY & IN PG : V & VQ PG : R &.V PG : SYSTM POWR PG : POWR ISHRG PG : Touchpad oard onnector PG K/MS PG LPT PG OM PG FN PG Super IO SMS/ LPM PG FN PG F PG ard us O/ OZ PMI Slot Mini-PI Slot M Slot RJ PG P VI R_ POWR OR PG : PROJT : T Quanta omputer Inc. Size ocument Number Rev ustom LOK IGRM ate: Friday, pril, Sheet of

3 SOKT - ustom Friday, pril, Size ocument Number Rev ate: Sheet of H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- RS- RS- RS- RS-[..] H-[..] H-[..] HRQ-[..] VI[..] H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- H- VI VI VI VI VI HRQ- HRQ- HRQ- HRQ- HRQ- PM PM TSTHI TSTHI TSTHI TSTHI TSTHI TSTHI TSTHI TSTHI TSTHI TSTHI H H H H TSTHI TSTHI TSTHI PM PM TSTHI TSTHI TSTHI TSTHI P P P Quanta omputer Inc. PROJT : T ON PU-P F F F F F F F F F F F F F F F F L K K J Y W V U T W R V T U P U T R P P R T N N N M N M M L M L K L K K H J J K J Y Y W U G H J H G F F F L G H M L J K H M N P M N M N N R P R R T T T T U U U V U V V W Y W Y Y Y F G F H H H H F F F F F F F F F F P P P P H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H VI VI VI VI VI RQ RQ RQ RQ RQ PM PM PM PM PM PM TSTHI TSTHI TSTHI TSTHI TSTHI TSTHI TSTHI TSTHI TSTHI TSTHI TSTHI TSTHI TSTHI H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H H RS RS RS SKTO# R./F- R./F- *TPTP *TPTP *TPTP *TPTP RN X R./F R./F R.- RN X RN X H-[..] [] H-[..] [] HRQ-[..] [] VI[..] [] RS-[..] []

4 SOKT - ustom Friday, pril, Size ocument Number Rev ate: Sheet of PUGTLVRF FRR- STPLK- INIT- SY- _P RY- -P HTRY- S- HLOK- RQ- I- NR- I- HIT- I- HITM- I- PRI- FR- HTK HST- HTI HST- HTMS RST HTRST- HTO PROHOT- NMI IGNN- INTR SMI- M- PUSLP- PULK- PUPWRG PULK PURST- OMP XP OMP HSTP- HSTP- HSTP- HSTP- HSTN- HSTN- HSTN- HSTN- VI _SN _SN HSTP-[..] HSTN-[..] I-[..] HST-[..] PUGTLVRF FRR- RQ- PROHOT- PUPWRG THRMTRIP- M- STPLK- PUSLP- SMI- INIT- IGNN- INTR NMI HTMS RST PURST- HTO HTI HTK HTRST- P IRR MRR INIT RSP - THRMTRIP- XN THRM_TRIP- - IOPLL P VOR_SNS _SNS -SL VI P P P P P P V R./F- R./F- P- TU/.V- R R - R R R - R - R - L.UH- R./F- *TPTP *TPTP R./F-.U- R./F- R./F-.U-.U-.U-.U-.U-.U-.U-.U- R - U U U *TPTP R./F- R./F- R /F- R./F- TU/.V- R./F- R./F- R * R * R - L.UH- R R./F- R /F- R./F- R /F- R *./F- *P- *U *P- ON PU-P F F V P G R L F F P L W P J F W R K F F F F F F F F F F G G G G J J J J K K K K L L L L M M M M N N N N P P P P R R R V Y W H H J G G H G F F V F F Y Y Y Y W W W W V V V V U U U U T T T T R GTLRF GTLRF GTLRF GTLRF IOPLL ITP_LK ITP_LK # # # # ST ST RST LINT LINT LK LK OMP OMP STP STP STP STP STN STN STN STN _SNS _SNS IRR MRR FRR STPLK INIT INIT RSP SY RY TRY S LOK RO NR HIT HITM PR FR TK TI TMS TRST TO PROHOT IGNN SMI M SLP PWRGOO RST THRM THRM THRMTRIP SL SL P P VI VIPRG R./F- R */F- P- R./F- R./F- R /F- *TPTP *TPTP *TPTP *TPTP P- Quanta omputer Inc. PROJT : T I-[..] [] HST-[..] [] HSTP-[..] [] HSTN-[..] [] NMI [] INTR [] PULK- [] PULK [] PURST- [] PUPWRG [] M- [] PUSLP- [] SMI- [] IGNN- [] PROHOT- [,] FR- [] PRI- [] HITM- [] HIT- [] NR- [] RQ- [] HLOK- [] S- [] HTRY- [] RY- [] SY- [] INIT- [] STPLK- [] FRR- [] THRMTRIP- [] [] - [] VOR_SNS [] _SNS []

5 P Put these capacitors at processor NORTH SI P Put these capacitors INSI PROSSOR VITY U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- P Put these capacitors at processor SOUTH SI P Put these capacitors at processor SOLR SI U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- P.S. hoose XR/XR components instead of YV for all uf_ capacitors on this page. P P *U/.V *U/.V / LT, U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- U/V- PROJT : T Quanta omputer Inc. Size ocument Number Rev ustom SOKT - ate: Friday, pril, Sheet of

6 - GP HOST Rds-on(n) = ohm Rds-on(p) = ohm HNVRF = / P HPVRF = / P place this capacitor under solder side N-HOST/GP ustom Friday, pril, Size ocument Number Rev ate: Sheet of GPROMP HNOMP HPOMP HSTP-[..] [..] HSTN-[..] S[..] I-[..] -[..] H-[..] ST[..] HST-[..] ST[..] H-[..] ST-[..] HRQ-[..] RS-[..] XV S - IH ST- XV H- H- H- H- H- PURST- RS- HIT- GPLK H- H- H- H- H- XV RQ- SRR- STOP- WF- H- H- H- H- H- H- RQ- HST- XV X S HSTN- HSTN- HSTP- HSTP- H- H- H- H- H- PULK- HRQ- S IRY- TRY- HSTP- I- H- H- H- H- H- H- H- RS- HVRF S ST X H- H- HTRY- RY- IL I- H- H- H- H- H- H- H- S PR PIP- I- H- H- H- H- H- FR- PRI- HVRF X X ST - H- H- H- H- H- H- H- H- X FRM- GPROMP HSTN- I- H- H- H- H- H- S- HRQ- X HNOMP - ST- H- H- H- SY- HRQ- HPOMP HSTP- H- H- H- H- H- H- H- H- H- H- HRQ- XV XV S SST- ST X VRFG H- H- H- HLOK- PUPWRG HITM- NR- ST SST H- H- H- H- XV HNVRF ST S GNT- VSL- RF- HSTN- H- H- H- H- H- H- PULK HRQ- HST- X S - GPXT H- H- H- H- H- H- HNVRF XV H- H- H- H- H- H- RS- VQ V P P P V V V JP.U- R /F- R /F-.U- L HIRR-.U- U/V-.U- U SIS- H J H J U T P N J F M M M L L L K L K J K J J J J H F F G F F F F H K G G G G H H H F K L M M M F F K P F F L N H R F F F G F F G H G J G J H G H J K J K J M L K L L M P L N N M N P N R R M P R R F H G F G F Y Y Y J H U U V T U T T U V T U W V V W W W W Y X XV X XV HVRF HVRF HVRF HVRF HVRF HPOMP HNOMP HNOMPVRF ST ST ST S S S S S S S S /# /# /# /# RQ# GNT# FRM# IRY# TRY# VSL# SRR# STOP# PR RF# WF# PIP# GPXT IH IL S_ST S_ST# _ST _ST# _ST _ST# GPLK GPROMP XV X XV X GPVRF GPRF HSTN# HSTN# HSTN# HSTN# HSTP# HSTP# HSTP# HSTP# I# I# I# I# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# PULK PULK# HLOK# FR# HTRY# PURST# PUPWRG PRI# RQ# RS# RS# RS# S# HITM# HIT# RY# SY# NR# HRQ# HRQ# HRQ# HRQ# HRQ# HST# HST# L HIRR-.U- U/V- U/V- R /F- L HIRR- JP JP JP.U-.U- L HIRR-.U-.U-.U- U/V- Quanta omputer Inc. PROJT : T R /F- R /F- R /F- R./F-.U-.U-.U- *TPTP HLOK- [] FR- [] HTRY- [] PURST- [] PUPWRG [] PRI- [] S- [] HITM- [] HIT- [] NR- [] RY- [] SY- [] H-[..] [] H-[..] [] I-[..] [] HST-[..] [] HSTP-[..] [] HSTN-[..] [] PULK [] PULK- [] HRQ-[..] [] RS-[..] [] GPLK [] RQ- [] GNT- [] FRM- [] IRY- [] TRY- [] VSL- [] SRR- [] STOP- [] PR [] RF- [] WF- [] PIP- [] [..] [] -[..] [] ST[..] [] ST-[..] [] ST[..] [] S[..] [] SST [] SST- [] IH [] IL [] VRF_X_IN [] RQ- []

7 /RM[..] /RQM[..] /RQS[..] /RM[..] /RM[..] [,] /RQM[..] [,] /RQS[..] [,] Rs place close to IMM M /RM M RN /RM /RM[..] [,] M X /RM /RS-[..] M /RM /RS-[..] [,] M /RM K[..] M RN /RM K[..] [] M X /RM M /RM Rs place close to IMM M /RM._MM U M RN /RM M X /RM /RM RN M M J M /RM K /RM M M M G M /RM K /RM M M M RN H M RN /RM K /RM M M M X X J M X /RM K /RM M M M RN /RM M M M K R - /RQM QM M M F K R - /RQS QS M M X F /RM M QM M RN /RM M QS QM H M /RM M M QS/S# M H M /RM M M M M F X G M /RM M M M M H RN M._MM /RM M M M M G F M /RM M M M M M /RM M M M M H X M /RQM QM M M M F RN M /RQS QS M M M H H M R /RM M QM M M F M /F- /RM M QS QM M X H F M.U- /RM M M QS/S# M RN F M /RM M M M M G G M RVRF /RM M M M M J H M /RM M M M M G X M /RM M M M M F RN R /RM M M M H SRS- R /RSRS- /F- /RQM QM M M SRS# /RSRS- [,] F J SS- R /RSS-.U- /RQS QS M M SS# /RSS- [,] X J H SW- R /RSW- /RM M QM M SW# /RSW- [,] RN /RM M QS QM H /RM M M QS/S# /RM X M M M G S- R /RS- /RM RN M M M S# J F S- R /RS- /RM M M M S# H S- R /RS- /RM M M M - S# J J S- R /RS- /RM X M M M S# F S- R /RS- /RQM RN QM M M S# F S- R /RS- /RQS QS M M S# F /RM M QM M H /RM X M QS QM H /RM RN M M QS/S# K /RM M M M K H K /RM M M M K K /RM X M M M K K /RM M M M K Y G K /RM RN M M M K *TPTP F K /RQM X QM M M K Y *TPTP H SUXSW# R SUXSW- /RQS QS M M SUXSW# Y SUXSW- [,] F /RM M QM M /RM RN M QS QM J /RM X M M QS/S# H SLK /RM M M M SLK SLK [] G /RQS QS M M FWSLK-O FWSLKO /RQM RN QM M M FWSLKO FWSLKO [] H R - /RM X M M M G P- /RM M M M SRLKI F /RM M M M F V /RM RN M M M F L /RM X M QM M H Y SV SV /RM M QS QM SV J HIRR- /RM M M QS/S# Y S /RM RN M M M S._MM.U- /RQS X QS M M /RQM QM M M RV.U- /RM M M M RV G /RM RN M M M G R S /RM X M M M R F R /RM M M M /F- JP /RM M QM M.U- /RM RN M QS QM F J RVRF /RM X M M QS/S# RVRF H RVRF V /RM M M M RVRF /RQS QS M M W RM-SL L VSUS /RQM RN QM M M RM_SL R.K- R RV /RM X M M M /F- HIRR- /RM M M M.U- /RM M M M.U- /RM RN M M M /RM X M QM M.U- /RM M QS QM QS/S# R SIS- JP U/V- U/V- PROJT : T Quanta omputer Inc. Size ocument Number Rev ustom N-MMORY FOR R ate: Friday, pril, Sheet of

8 NOT: This page is for universal P design( suitable for both or ) [] Z[..] [] ZST[..] [] ZST-[..] Z[..] ZST[..] ZST-[..] N Hardware Trap Table LLN# RM_SL TRP enable PLL SR normal disable PLL R N debug mode efault (R) embedded pull-low (~K Ohm) yes yes yes TRP SYN RSYN LSYN TV selection, NTS/PL(/) enable V enable VG interrupt enable panel link.v R /F- R /F- V L HIRR- U/V- JP V L HIRR- U/V- JP ZLK ZURQ ZRQ ZST ZST- ZST ZST- VG RFLK T R-OUT R KLL ROUT ZST ROUT T G-OUT R KLL GOUT ZST# GOUT -OUT R KLL OUT.U- OUT P ZST P H-SYN R KLL HSYN ZVRF ZST# HSYN F V-SYN R KLL VSYN Z VSYN Z -LK R KLL LK Z VGPIO -T R KLL T Z VGPIO.U- Z Z INT- Z Stereo INT# Z Glass Z SYN.U-.U-.U- ZX V U U U ZLK ZURQ ZRQ T Z R Z T Z T Z R Z R Z R Z R Z P Z Z SYN N RSYN Z Z RSYN P LSYN Z Z LSYN F P Z Z N HyperZip Z Z N VOMP Z Z VOMP N VRST ZXV Z Z VRST N VVWN Z VVWN F ZVRF U V ZVRF V.U- VZMP V ZX ZMP_N VZMP U V ZMP_P ZMP_N U - V ZMP ZMP_P V ZMP LKV ZXV LKV W LK ZX ZXV LK W ZX LKV ZXV LKV V LK ZX ZXV LK V ZXV ZX [] [] [] ZLK ZURQ ZRQ RSYN SYN LSYN LLN- TRP TRP NTST [,,,,,,,] PIRST- [,] PWRG [,] UXOK SIS- PIRST- PWRG UXOK PIRST# PWROK UXOK Y W W TRP TRP TRP TRP TSTMO TSTMO TSTMO F TMO TMO TMO LLN# NTST F VOSI RFLK [] ROUT [] GOUT [] OUT [] HSYN [] VSYN [] LK [] T [] INT- [,,] NTST LLN- PWRG UXOK ROUT GOUT OUT HSYN VSYN *.U- *.U- *.U- *.U- *.U- RN.KX RN.KX.U-.U- V.V L HIRR- U/V- JP.U-.U- VZMP R.- ZMP_N R.- ZMP_P ZMP *TPTP *TPTP *TPTP LKV.U- LK L V HIRR-.U- JP U/V- VVWN.U- VRST LKV.U- LK V L VOMP HIRR- V.U- JP U/V-.U-.U-.V L HIRR- U JP U/V- R /F- PROJT : T Quanta omputer Inc. Size ocument Number Rev ustom N-HyperZip/VG/Misc. ate: Friday, pril, Sheet of

9 Power Place these capacitors under solder side - N-Powers ustom Friday, pril, Size ocument Number Rev ate: Sheet of V.V VQ.V VQ V P P P P.V.VSUS V._MM._MM.V.V VQ.V.VSUS VSUS VSUS VSUS VSUS._MM._MM.V P V.U-.U- U U/V-.U- U.U- U.U-.U- P- P-.U-.U- U/V-.U-.U-.U- U.U- U/V-.U-.U- U U/V- Quanta omputer Inc. PROJT : T.U- U U/V-.U-.U-.U-.U-.U-.U-.U-.U-.U-.U- U U.U-.U- U U.U-.U-.U- U/V- U U.U-.U-.U-.U- U/V- U/V- U/V-.U-.U-.U-.U-.U-.U- U/V- U/V- U/V-.U- U/V-.U-.U-.U-.U-.U-.U- U SIS- H H J J J J K K K K K K L M N P R R T U V W Y Y L L L L L M M N P R T U V W W W W P J J K K K K M W Y Y Y Y U U F H K M P T V Y G J L N R U W F H K M P T V Y F G F H K P T V F G G G G G G G G G G G J J J J J J J J J J J G F F F G G H H M M M M M M M N N N N N N N P P P P P P P R R R R R R R T T T T T T T U U U U U U U V V V V V V V L L N R U W F F F F V V W Y Y Y Y Y Y Y G J L H H J J J J K K K L N N N R U W P P R R T T T IV IV IV IV IV IV IV IV IV IV IV IV IV IV IV IV IV PVZ V. V. V. V. V. V. V. PVM PVM PVM PVM PVM UX. UX. IV IV IV IV IV IV VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VZ VZ VZ VZ VZ VZ VZ VZ VZ VZ VZ.U-

10 PI Put near X hip. nalog Power supplies of Transzip function for X hip. HyperZip I - / dd an buffer for PI reset S-PI/I/HyperZip ustom Friday, pril, Size ocument Number Rev ate: Sheet of ZST ZST ZST- ZST- SZMP_N SZMP_P IS[..] IS-[..] IS[..] IS-[..] INT- INT- INT- INT- SZX SZMP /- TRY- ZST- SZMP_P IS I [..] PRQ- PRQ- Z IIOR- IS- I I I SZXV INT- XPLK ZST SZX SZX Z IIOW- I I I INT- PR ZURQ SZMP IHRY IRQ I I SZVRF PGNT- SZXV Z IRQ IS- I I ZRQ SZXV I PRQ- INT- Z IIOW- I I I /- IIRQ I I INT- SVZMP IIRQ I I I PGNT- FRM- Z Z IK- IS- I PRQ- /- Z IS SRR- ZLK Z LI IK- IHRY I I I I SVZMP /- SZVRF Z LI SZX PGNT- IS- I I PGNT- IRY- VSL- PLOK- ZST Z Z IS IIOR- I I PRQ- SZMP_N IV IS SZXV PGNT- STOP- ZST- Z Z IS IS I I I SZV_RF PI-RST- Z Z Z PIRST- P_RST- P_RST- PI-RST- PI-RST- P_RST-.V.V.V V V V.V V V.U- R /F- L HIRR- JP.U-.U- U/V- JP JP U/V- R.- Quanta omputer Inc. PROJT : T R * U SIS- J J H H J K J J K K L K L L L L N P P P R R R T P T U U T R U V F F H F H G G G H K M P R F G M M M N M N N N Y V N N K K N N R N R P U U T T R P M M M M M L L L K J K K H J H H Y Y W V Y U V Y Y T U W T V W Y T U T W V Y T V U W U V W T Y V Y Y W U W V U Y T W Y V U W V T Y Y W W U Y V W Y U PRQ# PRQ# PRQ# PRQ# PRQ# PGNT# PGNT# PGNT# PGNT# PGNT# /# /# /# /# INT# INT# INT# INT# FRM# IRY# TRY# STOP# SRR# PR VSL# PLOK# PILK PIRST# ZLK ZST ZST# ZST ZST# ZURQ ZRQ VZMP ZMP_N ZMP_P ZMP ZXV ZX ZXV ZX VZRF ZRF Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z IV I IHRY IRQ IIRQ LI IIOR# IIOW# IK# IS IS IS IS# IS# IHRY IRQ IIRQ LI IIOR# IIOW# IK# IS IS IS IS# IS# I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I.U- JP U *NSZM R /F- R -.U- R *.K- R L HIRR-.U-.U- U/V- RN.KX R.-.U-.U-.U-.U- R * R * R - L HIRR- R * *P- PLOK- [] VSL- [] SRR- [] PR [] TRY- [] IRY- [] STOP- [] FRM- [] INT- [,,] INT- [,] INT- [,] INT- [] PRQ-[..] [] PGNT-[..] [] /-[..] [] XPLK [] ZLK [] ZST [] ZST [] ZST- [] ZST- [] ZURQ [] ZRQ [] Z[..] [] IS[..] [] IS-[..] [] IK- [] IIOR- [] IIOW- [] IIRQ [] IRQ [] IHRY [] IS[..] [] IS-[..] [] IK- [] IIOR- [] IIOW- [] LI [] IIRQ [] IRQ [] IHRY [] [..] [] I[..] [] I[..] [] LI [] PIRST- [,,,,,,,]

11 Programable on-die pull-high strength for PU_S: ( Infinite,,, Ohm) [] [] [] [] [] [] [] [] [] [,,] L[..] INIT- M- SMI- INTR NMI IGNN- FRR- STPLK- PUSLP- [,] PROHOT- [] THRMTRIP- [,,] LFRM- [] LRQ- [,,,] SIRQ [] TOK [,] PWRG [,,] SMT [,,] SMLK L L L L INIT- M- SMI- INTR NMI IGNN- FRR- STPLK- PUSLP- THRMTRIP- LFRM- LRQ- SIRQ OSKHI OSKHO TOK PWRG SMT SMLK T P R R Y U T W V Y V W V T U W W U V U INIT# M# SMI# INTR NMI IGNN# FRR# STPLK# PUSLP# PIK PI/THRM# PI/GPIOFF# L L L L LFRM# LRQ# SIRQ OSKHI OSKHO TOK PWROK RTV.U- RTV RT GPIO GPIO PU_S LP RT - GPIO PI MII OSMHI OSMHO MIITXLK MIITXN MIITX MIITX MIITX MIITX MIIRXLK MIIRXV MIIRXR MIIRX MIIRX MIIRX MIIRX MIIOL MIIRS MIIM OSMHI OSMHO /TXLK TXN /TXN R - TX /TX R - TX /TX R - TX /TX R - TX /TX R - /RXLK /RXV /RXR /RX /RX /RX /RX /OL /RS M /M R - /TXLK [] /TXN [] /TX [] /TX [] /TX [] /TX [] /RXLK [] /RXV [] /RXR [] /RX [] /RX [] /RX [] /RX [] /OL [] /RS [] /M [] nalog power of MII VSUS L MIIV HIRR-.U-.U- U/V- MII / X OMPONNT FROM G TO G hange for Xtal ppm Put closed to X HIP / FROM P TO P, FROM P TO P hange for Xtal ppm OSKHO OSKHI P- Put closed to X HIP OSMHO OSMHI P- X JP R M- X.KHZ R * MHz P- P- [,] STI [] _SIN [,,] STO [,] SYN [] RFLK [,] [,] UXOK *TP TP Place close to SiSX SPKR [,] _RST- [,,] IT_LK [] NPWON [,] PM- [] PSON- RFLK SNTST SPKR MIO /MIO R - MIIV MII GPIO LRQ- THRM- IO/SMI- LKRUN- PWRTN- PM- PSON- UXOK PIL P- W T Y W G V _SIN _SIN _SOUT _SYN _RST# _IT_LK OSI NTST SPK PWRTN# PM# PSON# UXOK PIL PI /others GPIO MIIMIO MIIV MII GPIO GPIO/LRQ# GPIO/THRM# GPIO/XTSMI# GPIO/LKRUN# V T T T W STI STI STO R SYN R _RST- IT_LK /MIO [] T-WKUP [] LRQ- [] TMPIN [] R K- U IO/SMI- [] LKRUN- [,] V N NOT to place close to X L L L L LRQ- SIRQ SNTST R V RN.KX R.K- R.K- STI STI STI STI [,] IN [] LN_P# R K- R K- R *K- R *K-.U- IN LN_P# GMUXSL LO/HI- VGT- GPIO GPIO/PRSLPVR GPIO GPIO GPIO GPIO GPIO/PMLK SIS- K /geyserville GPIO/PRQ# GPIO/PGNT# GPIO GPIO/RING GPIO/_SIN GPIO/_SIN GPIO GPIO/PUSTP# U U F GPIO GPIO GPIO RING STI STI MLKM PUSTP- R R.K- R.K- LI- [,] RING [,] SI- [] T_ON- [] LON-S [] PUSTP- [] V /SMI- [] GPIO pins pull down close to X N NOT to place V GPIO LRQ- THRM- MLKM PUSTP- SMT SMLK LKRUN- IN R.K- R.K- R.K- R * R * R.K- R.K- R.K- R *.K- LN_P# PM- GPIO R R R VSUS.K-.K-.K- GMUXSL LO/HI- VGT- GPIO R R R R VSUS.K-.K-.K-.K- PU-THRMTRIP- V R K- THRMTRIP- PU-TRIP- R K- Q MMT Q MMT RST- [,] Size ocument Number Rev ustom S-Misc Signals ate: Friday, pril, Sheet of PROJT : T Quanta omputer Inc.

12 VSUS O- O- O- O- RN.KX U USV USRF R [] US [] VSUS USV L [] HIRR- R [] US L HIRR- U /F-.U- [] ULKM [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] UV UV- UV UV- UV UV- UV UV- UV UV- UV UV- O- O-.U- TL TL F F / hange R value for US signal TL TL USV USV USV USV US US US US TL TL - R-WIRLSS /LUTOOTH (ONLY FOR ) R-IP /SL (For,) IPRST# TFRM RFRM IP_RLK IP_TLK IP_OUT IP_OUT IP_IN IP_IN USRFV SLK_ ULKM SLK SLK_ [] V USLKM LINKON LINKON LINKON [] UV LRQ UV- UV LRQ LRQ [] UV UV- LPS UV- UV LPS LPS [] UV UV- GPIO UV- UV OTHRS GPIO F GPIO UV UV- GPIO GPIO UV- UV GPIO F GPIO GPIO UV UV- GPIO GPIO UV- UV GPIO UV UV- G OSMHI GPIO UV- UV OSMHI G UV- OSMHO O- OSMHO G O- O# G F USRF O- O# USRF J OSMHI O- O# H USPV O- O# H US USPV USP OSMHO O- O# USP G O# IV_UX IV_UX IV_UX IV_UX IPRST- TFRM RFRM IP_RLK IP_TLK IP_OUT IP_OUT IP_IN IP_IN USRFV *TPTP *TPTP *TPTP *TPTP *TPTP *TPTP *TPTP *TPTP *TPTP / Modify for Xtal y-pass decoupling capacitors Place near to the IP_RLK IP_TLK IP_IN IP_IN P- R U S SK I O X MHz.K- N N GN R M-.P-.P-.P-.P- VSUS P- SIS- S Hareware Trap V [,] SPKR [,,] STO SPKR STO O- O- R * IV_UX R R * R * R *.U-.U- JP IV_UX-.VSUS U/V- USRFV.U- USRF R.U- JP VSUS U/V- efault USPV L HIRR- VSUS SPKR(LP addr mapping) STO(Trap mode) disable ROM enable PI_.U- USP.U- JP U/V- O- O- enable enable disable disable PROJT : T Quanta omputer Inc. Size ocument Number Rev ustom S-US/I /Others ate: Friday, pril, Sheet of

13 - Power Put under X solder side S - Powers ustom Friday, pril, Size ocument Number Rev ate: Sheet of V.V.V V V.V P P.VSUS P VSUS VSUS.VSUS.VSUS.U-.U-.U-.U-.U- U U.U- U/V-.U-.U-.U-.U- U U/V-.U-.U-.U- *P-.U- P- P- U/V- U/V-.U- P-.U- U SIS- G J J L L N P K G H L M R R R P R H K M P R R R R J N R R F F F F F F F F F H H H H H H J J J J J K K K K L L L L M M M M N N N N N N J J K K L L L M M P VZ VZ VZ VZ VZ VZ VZ PVZ IV IV IV IV IV IV IV OV OV OV OV OV OV OV OV PV PV PV PV IV_UX IV_UX OV_UX OV_UX OV_UX OV_UX OV_UX PV_UX PV_UX Z Z Z Z Z Z Z Z Z Z.U-.U-.U- U.U-.U-.U-.U- P-.U-.U- Quanta omputer Inc. PROJT : T U.U-.U-.U- U.U-.U-

14 V V P L P-.U- P# R K- HIRR-.U- U/V- P-# R K- Q P# R K- MMT V V-LK PUSTP- [] PUSTP- Q MMT L U/V-.U-.U-.U-.U- R HIRR- V-.U-.U-.U-.U- IRF /F- V- MIN LOK GNRTOR U VRF VZ VP- VP- V VGP VPU VS PI_STOP# GNRF GNZ GNPI- GNPI- GN GNGP GNPU GNS PU_STOP# P#/_PWRG IRF V PULKT- PULK- PULKT- PULK- SRMLK GPLK GPLK ZLK ZLK PILK_F/FS PILK_F/FS PILK PILK PILK PILK PILK PILK RF/FS RF/FS RF/FS MHz _MHz/MULTISL SLK ST PU-LK PU-LK- PU-LK PU-LK- S-LK GP-LK GP-LK Z-LK Z-LK FS FS PILK- PILK- PILK- PILK- PILK- PILK- FS FS FS MHz MULTISL PULK PULK- PULK PULK- amping Resistors Place near to the lock Outputs R R R R R - R - R - R - R - R - R - R - R - R - R - R - R - R - R - R - R - R - R - R - R - R - R - R * PULK PULK- PULK PULK- SLK GPLK GPLK ZLK ZLK XPLK SIOPLK PILK PILK PILK PILK PILK PILK RFLK RFLK SIO.M L_XI ULKM MULTI-SL SMLK SMT./F-./F-./F-./F- PULK [] PULK- [] PULK [] PULK- [] SLK [] GPLK [] GPLK [] ZLK [] ZLK [] XPLK [] SIOPLK [] PILK [] PLK_PM [] PILK-IOS [] PILK-J [] PILK- [] RFLK [] RFLK [] SIO.M [] L_XI [] ULKM [] SMLK [,,] SMT [,,] y-pass apacitors Place near to the lock Outputs PULK *P- PULK- *P- PULK *P- PULK- *P- SLK P- GPLK P- GPLK P- ZLK P- ZLK P- XPLK P- SIOPLK P- PILK P- PILK P- PILK P- PILK P- PILK P- PILK P- RFLK P- RFLK P- SIO.M P- ULKM P- MULTI-SL P- V R R R R R.U- Frequency Selection *.K- FS *.K- FS.K- FS.K- FS.K- FS R R R R R FS FS FS FS FS efault:.u- V.K-.K- *.K- *.K- *.K-.U- P- GN IS X X X LK- LK- *P-.MHz / Modify open for Xtal *P- FS FS SL FS SIS LOK FS PU SRM ZLK GPLK (MHz) (MHz) (MHz) (MHz) FS FS SL FS SIS LOK FS PU SRM ZLK (MHz) (MHz) (MHz) GPLK (MHz) LOK UFFR y-pass apacitors Place near to the lock uffer RLK[..] RLK-[..] RLK[..] [] RLK-[..] [] U RLK RLK RLK P- P- P-._MM._MM L GN P- HIRR-.U- P- [] FWSLKO SMLK SMT R R V V GN U/V-.U-.U- FWSLKO SM-LK SM-T V- V- V- V GN- GN- GN- GN- LK_INT SLK ST LK LK LK LK LK LK LKT LKT LKT LKT LKT LKT F_OUTT F_INT N- N- N- LOK UFFR-IS R-LK R-LK R-LK R-LK R-LK R-LK R-LK- R-LK- R-LK- R-LK- R-LK- R-LK- F_OUT F_IN R R R R R R R R R R R R R - P- / R FOR R TIMING F_OUT F_IN R - RLK RLK RLK RLK RLK RLK RLK- RLK- RLK- RLK- RLK- RLK- RLK RLK RLK RLK- RLK- RLK- RLK- RLK- RLK- F_OUT P- P- P- P- P- P- L V HIRR- U/V-.U-.U- P-.U- P- P- *P- Size ocument Number Rev ustom MIN LOK GNRTOR & UFFR ate: Friday, pril, Sheet of U/V-.U-.U-.U-.U- PROJT : T Quanta omputer Inc.

15 GP_ST_R GP_ST#_R R [] ST R -GP ST _ST# ST- [] GP_ - GP_ GP_ GP_ GP_ GP_ GP_ R_VRF_X_OUT VRF_X_IN VRFG VRFG VRF_X_IN [] XT_R R GN GN G XT_G [] XT_R XT_ R G XT_G [] HSYN XT_HSYN [] XT_ XT_VSYN VSYN Hsync XT_HSYN [] T XT_T VQ [] XT_VSYN XT_LK LK Vsync RTT XT_T [] Y XT_Y [] XT_LK XT_ RTLK Y/Green XT_Y [] VS XT_VS [] XT_ /Red omposite/lue XT_VS [] LON LI L_ON LJ VJ [] [] LI LI LI LON LON [] LI [] LI LI WLL# LI [] [,,] SUSON SUSON GN P- [,,,] MINON MINON R [] GP_PG HWPG VSUS/m R K/F- GPT- VSUS/m [,] GPT- # /F- R_VRF_X_OUT V R K- GP(QT-) V R GP_ST[..] [] ST[..] P GPLK GP_S[..] [] S[..] *MI GP_#[..] MI Issue [] -[..] R GP_[..] [] [..] GP X OUT INTRF *- GP PULL UPS VQ GPMSN# V V GP_PLUG: R K- GP_PR HI: US GP GRPHI GP_IRY# RN GP_VSL#.KX *P-.U- LO: US TI GRPHI GP_SRR# R *P- GP_RQ# K- GP_ST RN ON GP_PIP#.KX GPTYPT- GP_ST V OVRNT# TYPT# V R K- GPMSN# GN GN GP_GNT# [,] MSN- GP_INT# Reserved G_GPX_T# V INT# GP_ST RN GPLK INT# INT# INT- [,,] PIRSTX# GP_RF#.KX [] GPLK GP_RQ# LK RST# PIRST- [,,,,,,,] GP_GNT# GP_WF# [] RQ- GP_ST RQ# GNT# GNT- [] GP_ST GP_ST ST ST GP_S V GP_RF# ST M_GPX_T# GP_PIP# GP_S RN [] RF- RF# PIP# PIP- [] GP_S.KX IH GN GN GP_WF# GP_S [] IH GP_S Reserved WF# WF- [] GP_S GP_S S S GP_S GP_FRM# GP_SST_R S S GP_SST#_R GP_TRY# RN [] SST R -GP_S S_ST S_ST# SST- [] GP_S R - GP_STOP#.KX GP_S S S GP_S GP_PRR# S S <" (") GP_ GN GN GP_ : (/-/ <) GP_S GP_ GP_ STRO GP_S RN GP_ GP_ GP_S.KX :::: GP_ GP_ GP_S GP_ST_R GP_ST#_R [] ST R -GP ST _ST# ST- [] GP_# R - GP_SST_R R.K- /# GP_ST_R R.K- GP_ST_R R.K- GP_ GP_ GP_ GP_ GP_SST#_R R.K- GP_ GP_ GP_# GP_ GP_ST#_R R.K- /# GP_IRY# GN GN GP_FRM# GP_ST#_R R.K- [] IRY- GP_VSL# IRY# FRM# FRM- [] GP_TRY# [] VSL- IL VSL# TRY# TRY- [] GP_STOP# [] IL GP_PRR# Reserved STOP# STOP- [] PI_PM#_R GP_SRR# PRR# PM# PM- [,] GP_PR R [] SRR- SRR# PR PR [] GP_# GN GN GP_ GP_ /# [,] INT- GP_ R * GP_ GP_ GP_INT# GP_ [,] INT- GP_ R GP_ GP_# /#.U-.U-.U- /F- P- R K/F- PL LOS TO ONNTOR LI XT_R R R K- *.U-XT_ R KLL LI *.U- XT_VSYN R KLL VSYN R K- *.U-XT_LK R KLL LK LI *.U- XT_ R KLL V R K- *.U-XT_G R - G *.U- XT_HSYN R KLL HSYN PROJT : T P- *.U-XT_T R KLL T *.U- XT_Y R KLL Y Quanta omputer Inc. P- *.U-XT_VS R - VS *.U- R - Size ocument Number Rev P- ustom / VSUS HNG TO V GP SLOT ate: Friday, pril, Sheet of

16 RT V MUX_R MUX_G MUX_.U/V MIL MIL V_RT V_RT R L FMJHSNT F MIL MIL L R - R - L L R - P- P- V_RT MINI_PS RT_R RT_G RT_ *TP TP P- RT PORT ON RT(SUYIN-S-GT) S-GT P- MSN- [,].U-.U- P- / ~ YPSS V FOR MI V V U PSOTL U *U *U *U RTVSYN RTHSYN RT_R RT_G RT_ V V MUX-LK MUX_LK R R K- MUX_VSYN MUX_HSYN MUX-T MUX_T R R K- LK R RTVSYN R RTHSYN R T R P- P- P- [,] GPT- [] XT_R [] ROUT [] XT_G [] GOUT dd multiplexer for RT and TV swap U R G S # Y Y Y GN Y PIQ V Video N RT MUX SIGNLS S=: Y=Ix S=: Y=Ix XT_ [] OUT [] *TPTP *TPTP *TPTP XTRNL INTRNL.U- P- V OLS TO U & U P- U R G INT_HSYN INT_VSYN MUX_R L MUX_G L MUX_ L MUX_HSYN L MUX_VSYN L *P- *P- *P- *P- *P- [] XT_LK [] LK [] XT_T [] T GPT- MUX_LK MUX_T S # Y Y Y GN Y PIQ V INT_HSYN INT_VSYN XT_HSYN [] HSYN [] XT_VSYN [] VSYN [] FN ontrol [,] PROHOT- PT- Q MMT P PT# R K- V [] FN_TL FN_TL- R - R R R K- FN_TL- -FNOVT R V-FN R K- Q MMT.K- V Q IRLML FN_T FN_ FN_T FN_ P-.U- P-.U- P- U/V- MIL [] FN_T FN_T FN_ ON L-LI [] FN_TL FN_TL- R - /,R FOR FN ONTROL V PT- R R R K- FN_TL- -FNOVT R.K- V-FN R K- Q MMT P- U/V- V Q IRLML MIL V V R K- R K- FN_T FN_T R *K- R *K- / R,R,R,R FOR FN ONTROL [] FN_T FN_T FN_ FN(MLX--) ON FN(MLX--) VSUS R K- LI- ISPON [,] LI- LON- [] R R LON-S [] R LON [] LI SWITH SIGNL PROJT : T Quanta omputer Inc. Size ocument Number Rev ustom RT,L LI,LON & FN ONTROL ate: Friday, pril, Sheet of

17 [,] /RM[..] /RM[..] /RM[..]._MM MM_.V._MM MM_.V [,] /RM[..] [,] /RQM[..] [,] /RQS[..] NOT: VI IS TRP ON TH IMM MOUL TO INIT: VI OPN GN MMORY MUX TL: SR S S S S S S S S S S S S S S RQUIR POWR V=VQ V!=VQ R S S S S S S QS QS QS QS QS QS QS QS._MM [,] /RS-[..] [] K[..] [] RLK[..] [] RLK-[..] R /RM[..] /RQM[..] /RQS[..].K-.U-.U-.U-.U-.U-.U- [,] /RSRS- [,] /RSS- [,] /RSW- /RS-[..] K[..] RLK[..] RLK-[..] V V V V V V VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ ON V /RM V /RM V Q /RM V Q /RM V Q /RM /RM[..] V Q /RM VSP Q /RM VSP Q /RM /RM Q /RM /RQM[..] /RM Q /RM /RM Q /RM /RM Q /RM /RM Q /RM /RQS[..] /RM Q /RM /RM Q /RM /RM Q /RM /RM Q /RM /RM Q /RM /RM Q /RM /RM Q /RM /RM Q /RM /RM Q /RM /RM Q /RM /RM Q /RM /RM Q /RM /RM Q /RM /RM Q /RM /RM Q /RM /RM Q /RM /RM Q /RM /RM Q /RM /RM Q /RM /RM Q /RM /RM Q /RM Q /RM Q /RM Q /RM Q /RM /RM Q /RM /RM Q /RM /RM Q /RM /RM Q /RM Q /RM Q /RM Q /RM Q /RM /RQM Q /RM /RQM Q /RM /RQM M Q /RM /RQM M Q /RM /RQM M Q /RM /RQM M Q /RM /RQM M Q /RM /RQM M Q /RM /RQM M Q /RM /RQM M Q /RM /RQM M Q /RM /RQM M Q /RM /RQM M Q /RM._MM /RQM M Q /RM /RQM M Q /RM /RQM M Q /RM /RQM M Q /RM /RQM M Q /RM M Q /RM R.K- M Q /RM /RQS Q /RM /RQS Q /RM /RQS QS Q /RM /RQS QS Q /RM /RQS QS Q /RM /RQS QS Q /RM /RQS QS Q /RM /RQS QS Q /RM /RQS QS Q /RM /RQS QS Q /RM /RQS QS Q /RM /RQS QS Q /RM /RQS QS Q /RM /RQS QS Q /RM /RQS QS Q /RM.U- /RQS QS Q /RM QS Q /RM QS Q /RM QS Q /RM.U- QS Q /RM Q /RM Q /RM Q /RM.U- Q /RM Q /RM Q /RM Q /RM.U- Q /RM Q /RM Q /RM Q /RM.U- Q /RM Q /RM Q /RM Q /RM.U- Q /RM Q /RM Q /RM Q /RM Q /RM N Q /RM N Q /RM N(RST#) Q /RM N(RST#) Q /RM N Q /RM N Q /RM N Q /RM N Q /RM N Q /RM N Q /RM N(FTN) Q /RM N(FTN) Q /RM /RSRS- Q /RM /RSRS- Q /RM /RSS- RS# Q /RM /RSS- RS# Q /RM /RSW- S# Q /RM /RSW- S# Q /RM W# Q /RM W# Q /RM /RS- Q /RM /RS- Q /RM /RS- S# Q /RS- S# Q S# RVRF S# RVRF N(S#) VRF N(S#) VRF N(S#) N(S#) K VI WP K VI WP K K WP SMLK K K WP SMLK K SL SMLK [,,] SMT K SL SMT RLK S SMT [,,] RLK S RLK K addr = RLK K addr = N RLK K S RLK K S R RLK- K b S RLK- K b S RLK- K# S RLK- K# S RLK- K# RLK- K# K# K#._MM RVRF GN. & OUPLING R IMM R /F-.U-.U-.U-.U- V V V V V V VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ ON R IMM GN MM_.V GN.U- MM_.V GN.U- MM_.V GN.U- MM_.V GN.U- MM_.V GN.U- MM_.V GN.U- MM_.V GN.U- MM_.V GN.U- MM_.V GN.U- MM_.V GN.U- MM_.V GN P- MM_.V GN P- MM_.V GN P- MM_.V GN P- MM_.V GN P- MM_.V GN P- MM_.V GN P- MM_.V GN P- MM_.V GN P- MM_.V GN P- MM_.V GN P- MM_.V GN P- MM_.V GN P- MM_.V GN P- MM_.V GN P-._MM.K- RVRF WP R.K-._MM R /F-.U-.U-.U-.U- PROJT : T Quanta omputer Inc. Size ocument Number Rev ustom R SRM IMM & IMM ate: Friday, pril, Sheet of

18 SSTL- Termination Resistors M/QM(/QS) M/ontrol S K /RM[..] /RQM[..] /RQS[..] /RM[..] /RS-[..] SR R Rs Rs Rtt LV-MOS //- SSTL- LV-MOS SSTL- LV-MOS SSTL- O.V O.V /RM[..] [,] /RQM[..] [,] /RQS[..] [,] /RM[..] [,] /RS-[..] [,] / MMORY TRMINTIO PIN SWP R_ OUPLING PITOR FOR SSTL- N TRMINTION ISLN Package placed within mils of Termination R-packs R_.U-.U-.U-.U-.U-.U-.U-.U-.U-.U-.U-.U-.U-.U-.U-.U- /RM /RM /RM /RM RN X /RM /RM /RM /RM RN X R_ /RQS /RQM /RM /RM RN X /RQS /RQM /RM /RM RN X.U-.U-.U-.U- /RM /RM /RM /RM /RM /RM /RQS /RQM RN X RN X /RM /RM /RM /RM /RM /RM /RM /RM RN X RN X.U-.U-.U-.U-.U-.U-.U-.U-.U-.U-.U-.U- /RM /RM /RM /RM RN X R_ /RQS /RQM /RM /RM RN X /RM /RM /RQM /RQS RN X.U-.U-.U-.U- /RM /RM /RM /RM RN X /RM /RM /RM /RM RN X.U-.U-.U-.U-.U-.U-.U-.U- /RM /RM /RM /RM RN X /RQM /RQS /RM /RM RN X.U-.U-.U-.U- /RM /RM /RM /RM /RM /RM /RQS /RQM RN X RN X /RM /RM /RM /RM /RM /RM RN X RN X R_ *U/.V.U-.U- R_ R_.U-.U- /RM /RM /RM /RM /RM /RM /RM /RM R - R - R - R - R - R - R - R - /RQM /RQS /RM /RM /RM /RM /RS- /RS- RN X RN X.U-.U-.U-.U- /RM /RM /RM /RM R - R - R - R - /RS- /RS- /RS- /RS- RN X /RM /RM /RM R - R - R - /RSRS- /RSS- /RSW- [,] /RSRS- [,] /RSS- [,] /RSW- R - R - R - PROJT : T Quanta omputer Inc. Size ocument Number Rev ustom SSTL- TRMINTION RSISTORS ate: Friday, pril, Sheet of

19 US PORT USP- USP ML RFMFMT ON_USP- ON_USP USP- USP ON_USP- ON_USP US- US USP- USP ML *PLWSSQ ON_US- ON_US US- US USP- USP USP- USP ON_USP- ON_USP ML RFMFMT ON_USP- ON_USP [] VSUS O- ML RFMFMT ML *PLWSSQ ML RFMFMT VSUS_IN VSUS_OUT VSUS_IN VSUS_OUT VSUS L KHS F POLY SWITH-. L KHS F POLY SWITH-. U U R_O MIL MIL R_O MIL [] O- R R K- TU/.V- R R K- MIL TU/.V- [] [] [] [] UV- UV UV- UV *P- *P- *P- R R - R - R - R - K/F P- USP- USP R R USP- USP R R * R * *K- *K- R * R * *K- MIL ON_USP- ON_USP ON_USP- ON_USP ON PORT- PORT-- PORT- PORT-GN GN GN GN GN PORT- PORT-- PORT- PORT-GN [] [] [] [] UV- UV UV- UV *P- *P- *P- R - R - R - R - R ON_USP- R *ON_USP R * USP- USP R R USP- USP R K/F P- *K- *K- *K- MIL ON_USP- R *ON_USP R * ON PORT- PORT-- PORT- PORT-GN GN GN GN GN PORT- PORT-- PORT- PORT-GN *P- R *K- US(SUYIN) -GXT-P-TR *P- R *K- US(SUYIN) -GXT-P-TR [] [] UV- UV *P- *P- ON_US- US- US- [] [] UV- R - ON_US R US R - US [] [] UV R - R R - R *K- *P- R *K- *P- USP- USP R R R *K- R *K- US- US US- [] US [] / R,R,R,R,R,R,R,R,R,R UNSTFF L/ ONNTOR ON L(-) ONNT TO L/ TL TL WLL- WLL NL FL- GT-MIL# LI# VPU SUXSW- POWR_L VSUS V NSWON# QSW_WLN QSW_P QSW_P QSW_I QSW_MIL QSW_RF HL# P_L# SR_L# NUM_L# TL [] TL [] WLL- [] WLL NL [] FL- [] GT-MIL- [] LI- [,] VPU SUXSW- [,] POWR_L [] VSUS V PWRTN- [] QSW_WLN [] QSW_P [] QSW_P [] QSW_I [] QSW_MIL [] QSW_RF [] HL- [] P_L# [] SR_L# [] NUM_L# [] PS/ K-T M-T GN V K-LK M-LK TP/ ONNTOR V ON TP/-ON(-) TP-LK TP-T VSUS GN ON S-T PS(SUYIN-S-T-FK) VSUS POWR SW [,] RST- [] PWRTN- RST SW VPU R K- -NSWON U MSTR_RST# SW SW POWR SWITH RST SWITH QSW_WLN R.K- V /,,, FROM P HNG TO P FOR MI QSW_P QSW_P NSWON# WLL NL FL- QSW_WLN QSW_MIL QSW_I HL# P_L# SR_L# NUM_L# *.U- *.U- *.U- P- P- P- *.U- *.U- P- P- P- P- V.U- VSUS.U- VPU.U- VSUS.U- QSW_RF *.U- TL *.U- TL *.U- WLL- P- GT-MIL# P- TP-T *P- TP-LK *P- LI# P- /, P UNSTFF R R TPT KHM TPLK KHM TPT [] TPLK [] [] [] [] [] PMT KT PMLK KLK MT KT MLK KLK R M-T KHM K-T *P- R KHM M-LK *P- R KHM K-LK *P- R KHM *P- /,,, UNSTFF PROJT : T Quanta omputer Inc. Size ocument Number Rev ustom US,L/,PS,PW & RST ONN ate: Friday, pril, Sheet of

20 PI-ONN ST_OUTSPI_MISO ST_IN SPI_S ITLK SI_LK PHON IN SPI_MOSI RST# T-LK SYN T-T US T_L US- TH RVRS T_ON# WKUP V- RVRS V- V- VSUS- V- VSUS- V- V- V- V- [] [] [] [] [] [] [] [] [] /- [] SRR- [,] LKRUN- [] IRY- [] /- [] [] [] [] [] /- [] [] [] [] [] PRQ- [] PRQ- [] PILK [,] INT- [] WLL NL [] WLL- [,,] STO [,,] IT_LK [] PHON_IN [,] _RST- [,] SYN [] US [] US- [,,,] SIRQ /- FRM- PR IRY- /- V V ON GN GN GN GN - GN GN # PRR# VSL# SRR# STOP# LKRUN# TRY# GN GN IRY# FRM# # PR GN GN # ISL GN GN RQ# PM# RQ# GNT# PILK# GNT# INT# PIRST# RF_N INT# WLL# GN T N PI PI-ON(HRS-FX-P-SV) /- RING PGNT- PGNT- PIRST- INT- F- SRR- LKRUN- VSL- STOP- TRY- RUS-LK PI-P STO SSIN IT_LK PHON_IN RST- SYN US US- SIRQ /- PRQ- PRQ- PILK INT- WLL NL WLL- US US- T_ON- WKUP FL- VSUS MIL VSUS MIL PI-P [] V F- [] [] [] [] [] /- [] [] [] [] [] VSL- [] STOP- [] TRY- [] FRM- [] [] [] PR [] [] [] PLK_PM [] [] [] [] [] RING [,] PGNT- [] PGNT- [] PIRST- [,,,,,,,] INT- [,] INT- [] US [] US- [] T_ON- [] T-WKUP [] FL- [] [] [] [] [] [] [] [] V PI PULL UP /- PRQ- PGNT- [] STOP- [] SRR- [] VSL- [] PLOK- [] [] [] [] [] [] [] [] [] INT- [,] INT- [,,] INT- [,] INT- [] [] [] [] /- /- /- /- PR FRM- IRY- TRY- PRQ- PRQ- PRQ- PGNT- PGNT- PGNT- PGNT- PRQ- R *.K- R K- R K- RN.KX.U-.U-.U- V RN KX RN.KX RN.KX RN.KX RN.KX V V V V V V V V.U- VSUS.U/V- [] _SIN IT_LK *P- SSIN R - R K- V.U/V.U/V-.U/V S-VIO(TV OUT) [] XT_Y MUX_Y P- L TVGN YOUT.UH- - R P- YOUT OUT ON S-VIO-ON U U MUX_ MUX_Y TVGN R : [] XT_ MUX_ L.UH- OUT R - P- TVGN P- TVGN V PSOTL PROJT : T Quanta omputer Inc. Size ocument Number Rev ustom PI ONN & PULL UP ate: Friday, pril, Sheet of

21 LN-.V LN-.V.U-./F-./F-./F-./F-.U- : GN_LN LN-.V LN-.V R -.U- R - SP_L SP R R LN_TPOR LN_TPOR- LN_TPIR LN_TPIR- R R LN_TPOR LN_TPOR- LN_TPIR LN_TPIR- LN-.V ON_GN_LN LINK_L URNIN#_L ON G G ON RJ-P(MOLX--) L_TL_RING L_TL_TIP L L FMHM- FMHM- P/KV- P/KV- TL_RING TL_TIP ON G G RJ-ON(FOX-JM-L) LN_TPOR LN_TPOR- LN_TPIR LN_TPIR- LINK_L P SP SP_L *P- *P- *P- *P- P- *P- P- P- RJ P- GN_LN LN- X MHz R K- P P R - /RX /RX P R - /RX P R - /RX R - /M /MIO RST_N LPV LN- LN- /RX [] /RX [] /RX [] /RX [] /M [] /MIO [] / Modify for Xtal XO LN- *P- R - LN-.V R K- RST_N.U- /MIO R LPV.K- PIRST- [,,,,,,,] PIRST- *.U /RX_LK R K- /M R K-.U-.U- [] /RXV [] /RXLK [] /RXR.U-.U- [] [] [] [] /TXLK /TXN /TX /TX LN-.V /RX_V /RX_LK R RX_V - RX_LK /RX_R R - RX_R R - LN-.V TX_R /TX_LK R K-TX_LK /TX_N R - /TX /TX U GN RXV/RSV RMII_mode/RX ISOLT/RXR GN TXR TX TXN TX TX PHY/RX PHY/RX PHY/RX PHY/RX M MIO RST# IN XI XO GN GN TX TX OL RPTR/RS GN PHY/INTR URNIN#_L/L SP/L UPLX/L NN/L POWN# OUT TXP TXN GN PLL RI GN GN S/FXN RXP RXN LN-.V RI LN-.V LN_TPOR LN_TPOR- L/FXN LN_TPIR LN_TPIR- LN-.V.U/V- P- R K- R.K- U/V-.U-.U- / Open for PI reset.u-.u- MIL -.U- [] /TX [] /TX [] /OL [] /RS MIL /TX /TX /OL /RS Set PHY address= R - R - R K- R.K-.U-.U- LPV L OL-HIP RS-HIP LN-.V POWN# SP URNIN#_L P P P P P LN-.V R.K- LN-POWN R *- R R R R R R R R R LN-.V.K- LN-.V.K- LN-.V.K- LN-.V.K- *.K- *.K- *.K- *.K- *.K- VSUS R LN_P# [] P- P- GN_LN P () P () P () P () P () R K- R K- R K- R K- R K- LPV.U-.U- L HIRR- U/V-.U-.U-.U-.U- PROJT : T Quanta omputer Inc. Size ocument Number Rev ustom LN PHY (L) & RJ,RJ ate: Friday, pril, Sheet of

22 H,-ROM ONNTOR H POWR ONNTOR / ON HNG OMPONNT V_H H Power ON.U- MIL SIORY PRY I_X(FOX-HL) R R SRQ SIOW# SIOR# SIORY N SK# IRQ N S LI S S SS# SS# H-L *.K- *.K- V R - *TPTP LI [] IRST- I_RST# R - I I I I I I I I I I I I I I I I HL- R / H L SIGNL / dd for H L LI IRQ IRQ SRQ PRQ I I HL- [] R K- R R R R R R U *K- *K- *.K- *.K-.K-.K- U_V V.U- YLLOW LK LK R I[..] I[..] [] I[..] I[..] [] PIOW# PK# PIOR# PRQ PRY P_ P_ PS_# IRQ PS_# P_ ON H-POWR(FOX-HF) LOS TO HIPST SI R - R - R - R - R - R - R - R - R - R - R - [,,,,,,,] PIRST- PLMNT ON OT SI IIOW- [] IK- [] IIOR- [] IRQ [] IHRY [] IS [] IS [] IS- [] IIRQ [] IS- [] IS [] S SS# SS# SIORY SRQ SK# S S SIOW# SIOR# IRQ V R K- PIRST- IRST- LOS TO HIPST SI IRST- U *NSZM Q MMT R - R - R - R - R - R - R - R - R - R - R - V / dd an buffer for I reset IS [] IS- [] IS- [] IHRY [] IRQ [] IK- [] IS [] IS [] IIOW- [] IIOR- [] IIRQ [] -ROM connector LPT ONN. P *MI V [] _LINL [] _GN / R UNSTFF UL_ON _GN IRST- I I I I I I I I PIOW# PRY IRQ / dd for O L P_ P_ PS_# HL- ROML- V R V / ROM L SIGNL RSL R *- ON ROM(-) UR_ON I I I I I I I I PRQ PIOR# PK# P_ PS_# _LINR [] LI [] V V ON_ST# ON_PR ON_PR ON_PR ON_PR ON_PR ON_PR ON_PR ON_PR ON_K# ON_USY ON_P ON_SLT ON_ST# ON_K# ON_USY ON_P ON_SLT ON_F# ON_RR# ON_INIT# ON_SLIN# ON LPT(FOX--WH) Z-H-TR ON_F# ON_RR# ON_INIT# ON_SLIN# P- P- P- P- P- P- P- P- P- [] F- [] P [] RR- [] P [] PRNINIT- [] P [] SLIN- [] P [] P [] P [] P [] P [] K- [] USY [] P [] SLT [] ST- ON_F# ON_PR ON_RR# ON_PR ON_INIT# ON_ST# R RN.KX ON_PR ON_SLIN# ON_PR ON_PR ON_PR ON_PR ON_PR ON_K# ON_USY ON_P ON_SLT RN.KX RN.KX RN.KX.K- ON_PR ON_PR P- ON_PR P- ON_PR P- ON_PR P- ON_PR P- ON_PR P- ON_PR P- P- R MIL Size ocument Number Rev ustom I (H & ROM) & LPT ate: Friday, pril, Sheet of LPT PROJT : T Quanta omputer Inc.

23 P- R P- R M- X R SLK [] SLK_ [] LRQ *P- SLK LRQ VSUS.MHz S-LK R - U RST XO XI.K/F PHYPWR R L FMHM- R /F TPI TPI R /F.U- R /F R /F.U- [] [] [] [] [] [] [] [] [] [] TL TL TL TL TL TL V LRQ SYSLK /RST XO XI PLL PLLV V R R TPIS TP TP- TP TP- V TPIS TP TP- TP TP- TP TP TP TP.U-.U-.U- FW N LPS V /LKON P /ISO PS S SM V TP TP TP TP R R R R / ML PIN, SWP.U-.U-.U-, LOS TO U PIN, PHYPWR.U- R LLPS /LKON P \ISO PS K/F- R *K- /F TP P- /F R.K/F /F TP P- /F R.K/F TP TP TP TP TP TP TP TP ML ML RFMFMT T-XTPM T-XTPP T-XTPP T-XTPM RFMFMT ML RFMFMT L_TP L_TP- L_TP L_TP- ML RFMFMT [] [] LPS LINKON \ISO R.K/F LPS LLPS R - R K- /LKON R K/F- R K/F- RST.U- P R -.U-.U- P- P- P- P- VSUS / FOOTPRINT FROM SM HNG TO SM-M MIL PF F U U POLY SWITH-. T-XTPM T-XTPM T-XTPP T-XTPP - - L_TP- L_TP L_TP- L_TP ON -P(FOX-UV-R).U- ON -P(FOX-UFX-P) TP TP TP TP TP TP TP TP T-XTPM T-XTPP T-XTPM T-XTPP L_TP L_TP- L_TP L_TP- / R & R PIN SWP R R R R R R R R T-XTPM T-XTPP T-XTPP T-XTPM L_TP L_TP- L_TP L_TP- P- P- P- P- P- P- P- P- P *MI.U- P- P- R R PROJT : T Quanta omputer Inc. R Size ocument Number Rev ustom I -FW ate: Friday, pril, Sheet of

24 *HOL-TP- *HOL-TP- *HOL-TP- P MI FNSS P P P P P P P P P P P P P P P P P P *MI *MI *MI *MI *MI *MI *MI *MI *MI *MI *MI *MI *MI *MI *MI *MI *MI *MI *MI P P P P P P P P P P P P P HOL HOL HOL HOL HOL HOL *MI *MI *MI *MI *MI *MI *MI *MI *MI *MI *MI *MI *MI *HOL-TP- *HOL-TP- *HOL-TP- *HOL-P- *Hole-TP HOL HOL *Hole-TP P P P P P P / MI P HNG TO SPRING P P P P P *T--*T--*T--*T--*T--*T--*T--*T--*T--*T-- HOL P P P P P P P P P P T-- T-- T-- T-- T-- *T--T-- *T--*T--*T-- HOL *HOL-TP- *Hole-TP *Hole-TP HOL HOL HOL *Hole-TP HOL *Hole-TP *Hole-P HOL HOL *Hole-P *Hole-P HOL HOL *Hole-P HOL *Hole-P GN_LN Serial Port SRW HOLS RTS# RTS# [] RTS- TR# TI TO TR# [] TR- TX TI TO TX RI RI- [] SOUT TI TO TR# RN TR-# SR# SR# TS# X TS-# [] SR- RX RIO RI RX TX TX- [] SIN TS# RO RI TS# RTS# RTS-# [] TS- # RO RI # RX RN RX- [] - RI# RO RI S_RI RI SR# X SR-# [] RI- RO RI RING [,] R # -# FOR-ON V R K- FORON R INVIL# FOROFF# P- ON *TP TP ROUT INVIL# V K- P- OM(FOX--W) *TP TP S_ ROUT P- Z-H-TR.U- P- S_- S_V.U/V P- S_ - V S_V-.U/V P- V-.U/V P- S_- - GN P-.U/V MX RT U RTV RT RST SWITH NOT!.The RTV is V.ecoupling capacitor must be close to RTV pin..rt circuit must strictly follow SiS's recommended design SiS is not responsible for RT problems from foreign designs. SW P P T-- T-- VSUS / hange SPRING P footprint / Open P avoid power short R K- R UXOK R K-.U- UXOK [,] VPU R TU/.V- R K- U/V- R U R *.U- T R K- ON Lithium-ON FWFMS T R : lear MOS RTV R U ecoupling apacitor Place close to X TOK [] PROJT : T Quanta omputer Inc. Size ocument Number Rev ustom MI P & OM ate: Friday, pril, Sheet of

25 L HIRR-.U- V R VSUS SIO-K *K- U NSZ SIO-KIN V [] - [] RI- [] TS- [] TR- [] RTS- [] SR- [] SIN [] SOUT *TPTP R K- *TPTP *TPTP *TPTP *TPTP *TPTP *TPTP VSUS H VSUS L HIRR-.U-.U/V-.U- U - /RP /RP RI- # P /RP /RP RN TS- RI# P/MTR# /RP /RP X TR- TS# P /RP /RP RTS- TR# P/SKHG# /RP /RP SR- RTS# P/RT# /RP /RP RN SIN SR# P/WRTPRT# /RP /RP X SOUT RX P/TRK# /RP /RP TX P/INX# PX ST-X USYX RN - STRO#/S# F-X K-X X RI- GP/# LF#/RVN# RR-X SLIN-X TS- GP/RI# RROR#/HSL# PRNINIT-X ST-X TR- GP/TS# INIT#/IR# SLIN-X PRNINIT-X RN RTS- GP/TR# SLTIN#/STP# K-X RR-X X SR- GP/RTS# K#/S# USYX F-X SOUT GP/SR# USY/MTR~ PX SIN GP/RX(IRRX) P/WT~ /SLT SLT GP/TX(IRTX) SLT/WGT~ R - serial port H H H H serial port VTR parallel port interface.u-.u- P[..] P[..] [] P P P P P P P P P USY K- SLIN- ST- PRNINIT- RR- F- P [] USY [] K- [] SLIN- [] ST- [] PRNINIT- [] RR- [] F- [] SLT [] *P- R M- X.K P- P- [] GT-MIL- R K- SYSOP [] IO/SMI- IO/SMI- FOR LP RSS R STFF : X R STFF : X [,,] SMLK [,,] SMT [] RNOM-L- [,] MSN- [] LON [] LI V R [] SIOPLK [,,] L[..] *K- SMLK SMT GT-MIL- SIO-KIN SIOPLK [] LRQ- [,,,] SIRQ [,,,,,,,] PIRST- [,,] LFRM- V R.K- SIO.M [] SIO.M [] [] LI LI [] THRM_P PM- L L L L LRQ- SIRQ PIRST- LFRM- LPP# RNOM-L- MSN- LON LI SLK S VI VI VI VI KT KLK MT MLK GP/KRST# GP/M GP/L GP/L GP/P GP/P/S# GP/SYSOP GP/IO_SMI# GP/R GP/MII_OUT GP/MII_IN LKI PI_LK L L L L LRQ# SR_IRQ PI_RST# LFRM# LPP# LOKI GP/JX GP/JY GP/J GP/J LI LI GP/JX GP/JY THRM_P GP/J GP/J LP interface joystick SM LPMX/ GN HGN HGN HGN HGN N [HGN] N [HGN] voltage monitor floppy interface Vccp_IN V_IN/VI V_IN.V_IN._IN N [.V_IN] N [.V_IN] VRF IRRX/GP IRTX/GP GP/IO_PM~ GP/FN GP/FN GP/FN_TH GP/FN_TH /RST~/THRM~ (XNOR_OUT) - (XNOR_IN) N [] N [-] GN GN GN GN SKHG# WRTPRT# INX# TRK# RT WGT HSL# STP# IR# WT# GP/RVN GP/RVN GP/P/MTR# MTR# S# SIOVRF IRRX F-T TMPIN - - RT -SKHG -WP -INX -TRK -RT -WGT -H -STP -IR -WT -RV -MO -MTR -MTR -RV P- t TRK V TMPIN [] [] - [] / R LT FN_TL [] FN_TL [] FN_T [] FN_T [] R K- R K- R K- R K- R K- *TPTP *TPTP PM- [,] [] PILK-IOS V V R ON P V R PILK-IOS PIRST- O/INIT-.K- LFRM- F-ON(-) Trace mil or six via to V power plane -INX -RV -SKHG F-T -MTR -IR -MO -STP -WT -WGT -TRK -WP -RT -H K/F- U GN WV V V L W/LFRM L L L Q Q Q Q LK RST O/INIT MO /GPI /GPI /GPI /GPI /GPI.U- L L L L RN KX IRRX R K- IRRX -INX P- -RV P- -SKHG P- -MTR *P- -IR P- -MO P- -STP P- -WT P- -WGT P- -TRK P- -WP P- -RT P- -H P- V L HGN HIRR- PROJT : T Quanta omputer Inc. Size ocument Number Rev ustom SUPR I/O (IT - ) ate: Friday, pril, Sheet of

26 I U SYN- VR I U [] SYN- GN R - _ST_IN SYN VR N [,] STI STO- SIN GPIO *TPTP P [] STO- _RST- SOUT XTLSL R [] _RST- _ITLK RST# Place these capacitors near mpifier. [,,] IT_LK R - ITLK LINOUTL_I U/V-LINOUTL LIN-OUT-L LINOUTL [] LINOUTR_I U/V-LINOUTR _L_I LIN-OUT-R : LINOUTR [] *TP TP _L _R_I UX-L MONO_OUT : [] _LINL *TP TP UX-R MONO-OUT MONO_OUT [] R K- _R LNLVL_OUTL [] _LINR VIO-L SURR-OUT-L *TPTP R K- LNLVL_OUTR *TP TP VIO-R VIO-L SURR-OUT-R *TPTP *TP TP VIO-R _VRFOUT R R VRFOUT *.U- _IN().K-.K- _L : U _L_I _VRF _R U _R_I -L VRF MIL U/V- GN _GN U _GN_I -R N.U- [] _GN -GN N *TPTP N N *TPTP N LIN_L_I Front-MI *TPTP N *TPTP LIN_R_I LIN-L NTR-OUT *TPTP LF-OUT LF *TPTP LIN-R LF-OUT LF [] U ON GN P- N P_P : P_P_I P / SPIFI *TPTP U SPIF MI_IN_ON MI_IN : MI_IN- MI_IN_I P-P SPIFO *TPTP U MI MI L FMK R K- _FILT *TP TP _VRFOUT PHON_IN_I MI FILT _FILT P- PHON FILT GN R.K- P- LXI [] L_XI XTL-IN XTL-OUT.U- JL-P FOX-MI MI_IN (PINK).U- P- V GN V R K- U/V-.U- V U MIL MIL R K- P- V V GN GN L /L /L /L V V GN GN L/L/L/L.U- MIL.U- VUIO U/V- PHON_ PHON_IN P- P- GN GN _L_I _R_I VIO-L VIO-R LIN_L_I LIN_R_I MI.U-.U-.U-.U-.U-.U-.U- GN GN GN GN GN GN GN [] PHON_IN / L FROM FMK HNHG TO : L PHON_ / STFF R.K- V / R STFF R [] THRM_P THRM_P THRM-P PP P_P R R *- R - R [,] SPKR SPKR SPK R R [] PI-P PI-P P-P PI R.U K R.K.U- / HNG FROM U TO GN U Q N PHON_.U-.U- R -.U-.U- GN PHON_IN_I.U- P- P- VUIO R K- / R HNG FROM K TO K R K- GN P-.U- P- GN m m m m L FMK Vin L FMK GNVout MIL M U U/V- udio Power / U PIN L ONTT TO V, PIN L ONTT TO VUIO FOR MI V U VUIO GN.U-.U- P- PROJT : T Quanta omputer Inc. Size ocument Number Rev ustom UIO O(L) ate: Friday, pril, Sheet of

27 udio amplifier R K/F L-HPIN- R K- LIN- R K- R K- RIN- R K- R-HPIN- R K/F MPMUT HPSNS VUIO R K- R K- [] UIO_MUT [] LINOUTL [] LINOUTR V Q *TU R *K- VUIO R - / U HNG OMPONNT FROM LMLQ TO LMMT- HP-SNS MPMUT L_SPK L_SPK- LIN- LIN U GN GN GN SHUTOWN GN GN HP-IN R_SPK- GN OUT V OUT- IN- GN IN GN GN IN- MUX-TRL IN- GN GN GN GN OUT V OUT- IN- YPSS IN LMMT- R_SPK RIN- _YPSS RIN LIN L_SPK INT SPKL INT SPKL- INT SPKR INT SPKR- L_SPK- R_SPK GN GN VUIO L L L L *P- *P- *P- *P- RIN- R K- R-HPIN- R K- GN.U- INT-SPKL Q NSN SPK_ON INT-SPKR Q NSN SPK_ON INT-SPKL- Q NSN INT-SPKR- Q NSN / Q STFF R_SPK- VPU V ON SPKR-ON(-) P- P- P- P- GN GN GN L-HPIN- / Q, Q HNG OMPONNT FROM TU TO ON R M- R K- HPSNS MUX-TRL R - R-HPIN- UIO_MUT Q T SPK_ON GN / R STFF Q T Q N HPSNS R K-.U- [] LF LF GN MPMUT YPSS U LF-IN R *K- U SHUTOWN VO YPSS IN IN- GN V VO LML VO VO- L GN GN VUIO L *P- *P- VO SPK_ON VO- VO_SPK Q NSN Q NSN VO-_SPK ON SUWOOFR-ON(-) *P- *P- GN R K- [] MONO_OUT MONO_OUT MONOOUT U/V- R K- *P- VUIO INT-SPKR- INT-SPKL- U/V-.U-.U- P- OUTL_ OUTL_ HPSNS U/.V L LMPT P- OUTR_ OUTR_ U/.V L LMPT P- GN R K- GN GN R K- L KHS-T HPHON OUT GN ON FOX-H JL-P Green Line out lue Line in Pink MI in PROJT : T Quanta omputer Inc. Size ocument Number Rev ustom UIO MPLIFIR(LM & ) ate: Friday, pril, Sheet of

28 U [] [] [] [] [] [] PMLK KLK TPLK PMT KT TPT PMLK KLK TPLK PMT KT TPT P- X MHZ P- R [] R R R R R R /SMI- [,,] L [,,] L [,,] L [,,] L [,,,] SIRQ [] PILK- [] SI- R M- VPU KLK TLK PLK KT TT PT GP/IRQ/RON KRST/GP/RX GP/F/KM GP/IOR-/INT/NSWON- IN/GP/NTR GP//MINON GP/NTR/VRON QS/GP//INT GP//INT/SUS GP/INT/KS-/SUS [,,] LFRM- [] VJ [] UIO_MUT [,] IN [] T_TMP [] RNT [] VOLT [] U_SL [] U_SL [] U_SL [] SR_L# [] NUM_L# [] P_L# [] TL [] TL R PMLK KLK TPLK PMT KT TPT VPU R R * * PLK KLK TLK R R * * PT KT R * TT R * VJ UIO_MUT IN T_TMP RNT VOLT U_SL U_SL U_SL SROLL-L NUM-LOK-L P-LOK-L TL TL OS OS N *K- LFRM-/GP/S L/GP/S L/GP/S L/GP/S L/GP/S SRIRQ/GP/S LLK/GP/S SI/GP/F/KM LPRST/N/GP/S GP/PWM/XOUT/NPWROK KLK/GP/INT MLK/GP/INT PLK/SRY-/GP/INT KT/SLK/GP MT/SOUT/GP PT/SIN/GP VJ/GP//PWM PWR-L/GP/L_/F QS/GP//INT QS/GP//INT SMI-/GP/N/INT QS/GP//INT GP/IRQ/SUSON GP/PWM/XIN/NSWON GP/IOW-/INT/HWPG LP Interface PS/ /PWM TTRY SROLL-LOK-L/GP/L_/F NUM-LOK-L/GP/L_/F P-LOK-L/GP/L_/F TL/GP//SL/TX/F TL/GP//S/RX/F XIN XOUT VRF N Ls POWR INTRF KYMTRIX INTRF WL SMUS GP/SMLK GP/SMT RST R K- R *.U- QSW_WLN F-.V-TR POWR_L GP/F/KM GP/F/KM GP/F/KM GP/F/KM GP/F/KM GP/F/KM GP/F/KM GP/F/KM GP/F/KM GP/F/KM GP/F/KM GP/F/KM GP/F/KM GP/F/KM GP/F/KM GP/PRF/F/KM GP/O-/KM GP/-/KM GP/KM GP/KM GP/FTRL/KM GP/FTRL/KM GP/PWM/FTRL/KM GP/PWM/FTRL/KM GP/SRY-/S-/J_PWR SI/GP/SLK RST GT/GP/TX/S_MOM MUT-/GP//PWM/S_LN MT_T/GP//INT/PM QS/GP//INT/RING SMKT SMTT LFRM- LP-RST /SMI- L L L L SIRQ PILK- SI- PIRST- SUXSW- HWPG NPWON LON- SUSON MINON VRON PWRTN- PWRG PSON- X X X X X X X X X X X X X X X X Y Y Y Y Y Y Y Y X X SMKT [] SMTT [] R K- SMKT SMTT PMLK TPLK PMT KT KLK TPT VPU VPU VSUS PWRG R R K- VSUS RN.KX RN.KX RN KX RN KX F- [] QSW_WLN [].V-TR [,] POWR_L [] SUXSW- [,] NPWON [] LON- [] SUSON [,,] MINON [,,,] VRON [] PWRTN- [] PWRG [,] PSON- [] VPU V / dd, for K R X- R X- PIRST- [,,,,,,,] R - PIN N PULL-HI PROGRML PIN N PULL-LO UNPROGRML WL System Power Good Signal into [] PS_PWRG [] P_PWRG [,] VRM_PWRG [] GP_PG P_PWRG R R R R R K- HWPG V VPU VPU R.U- /SMI- *.K- R.U/U- X & Y: -MIL X & Y: XPLORR X & Y: P X & Y: P X X X X X X X X X X X X X X X X X- Y Y Y X- Y Y Y Y Y ON K-ON(-) / dd for K VPU V R R PUPOWR POWR-ON L L(package)-MR L L(package)-MR Y Y Y Y X QSW_MIL [] QSW_I [] QSW_P [] QSW_P [] QSW_RF [] PROJT : T Quanta omputer Inc. Size ocument Number Rev ustom WL ate: Friday, pril, Sheet of

29 U [,,] STO [,] SYN [,] _RST- [,,,,,,,] PIRST- [,,] L [,,] L [,,] L [,,] L [,,] LFRM- [] PILK-J [] LRQ- [,,,] SIRQ [,] LKRUN- V R V J-K K R K- RNOM# PLY# RW# FF# STOP# VOLUP# VOLN# RNOM-L- STO SYN _RST- PIRST- L L L L LFRM- PILK-J LRQ- SIRQ LKRUN- _RNOM# _PLY# _STOP# _FF# _RW# VOL_UP# VOL_N# J-KIN / HNG FROM P TO P P- U NSZ HST_OUTST_OUT HSYN SYN HRST# RST# IT_LK ST_IN LRST# L L L L LFRM# LLK LRQ# IRQ LKRUN# MI_SL PLY/PUS# STOP/JT# FW/SN_FW# RW/SN_RW# VOL_UP# VOL_OWN# LKK ROUHING TIGR OM OM SG SG SG SG SG SG SG SG SG SG SG SG GN GN GN GN STO- SYN- _RST- IT_LK STI STO- [] SYN- [] _RST- [] IT_LK [,,] STI [,] MINON_.U-.U- *P- V.U-.U-.U-.U- MINON_ [,] ON UIO J ONN UIO-J-ON(S--) P- P- P- P- P- P- P- VPU RNOM# PLY# FF# RW# STOP# VOLUP# VOLN# R.K R.K R.K R.K R.K R.K R.K RNOM-L- [] VPU _RNOM# _FF# _STOP# _PLY# _RW# VOL_UP# VOL_N# / U PIN, SWP RNOM# R FF# R STOP# R PLY# R RW# R VOLUP# R VOLN# R U O GS I GN SNH VPU U_SL U_SL U_SL U_SL [] U_SL [] U_SL [] SNH TL INPUTS OUTPUTS I GS O H L L L L L L L L L X X X X X X X X H H H H H H H H H H H H H H H H H L X X X X X X X X X X X X X X X X X X X L L L L L H X X X L H L L H L H X X L H H L H L L H X L H H H L H H L H L H H H H H L L L H X X L H H H H H H L H L H X L H H H H H H H H L L H L H H H H H H H H H H L H PROJT : T Quanta omputer Inc. Size ocument Number Rev ustom OZ UIO-J ate: Friday, pril, Sheet of

30 V V V.U- V _JK ON _IN P P.U-.U- mil P.U- PL FJHS PL FJHS PL P U- PL FJHS *.UH P QSL P QSL P QSL mil P U/V- P.U- P.U- P.U mil P.U / / / P.U- P.U- VH PR M / P V PQ FPL V V / mil PR K U P U P VH_ V_H.U PQ IMZ / P SS VH mil P.U- V P.U V V PU LM - P.U- [] VOLT [] RNT vinout*=vin voltage VOLT PR PR K/F / for.v reange mil vincrnt*=vin circuit RNT -RNT PR.K/F PR K/F K/F P.U PR mr- GN RS- GN RS OUT PU MXF V mil P.U- MT_ / PQ FQP PR *.K P.U P U/V- P U/V- MT_P PL P.UV PL PL HIRR- HIRR- HIRR- P.U V_ PR K P P PR PU - LM OS KHz K V_ V_ PR PR K K [,] V IN V P PR PR K ZV -IN K PR K ON -G-P-R V MT MTMP SMK-T SMT-T TT_ONTROL P P PR PR P P P P P.U- P P PR.K/F P PR K/F.U for.v reange SMKT [] / T_TMP [] VL SMTT [] for.v reange P.V P.V P *P P *P P.U P.U P.U [,].V-TR / PR * pull PROJT : T Quanta omputer Inc. Size ocument Number Rev ustom TTRY ONN & POWR JK ate: Friday, pril, Sheet of

31 V VSUS PL HIRR- VIO/ T- HI :.V LO :.V PR PR * mil P.U/V- PR *.-N. [,,,] MINON [,] GPT- PR.K/F VQ_J PU S-. P.U/V PQ N N J PR K/F VO GN GN GN GN PR.K/F.VOUT P.U/V PL P.U/V- HIRR- VQ.V OR.V, VQ V_ PR mil PR K PR P V_ V_ PU - LM.U PQ IMZ K V_ V_ P SS P SS P SS VH mil P.U- PR K V V PU LM - K P P PR K OS KHz / / V PL HIRR- V_PU VPU_OUT PL SIQ- P QSL mil V_H P P U/.V / P.U/V- P.U/V V_RF PU ST GT SHN ISNS RF F V_G V_IS V_F PQ FS / P PR *P NP.K/F P P U/V- P.U/V- P.U- U/V /.U P.U/V P.U/V GN GN SIMS PR.- PR K/F / / PR HNG FROM mohm TO mohm / P HNG OMPONNT TO U/V PROJT : T Quanta omputer Inc. Size ocument Number Rev ustom POWR V_H & GP(VQ) ate: Friday, pril, Sheet of

32 PL HIRR-.V_ P.U- PR M VPU VSUS.V_V PR * PR P.U/V- P U/V- P U/V- PR P SS P [,].V-TR [,,] SUSON [,] VRM_PWRG P PR * VRM_PWRG PR PR P PR P.U P.U K.V_N.V_.V_ V VR_PG *.U PU N/PSV ST VOUT FK PGOO GN H LX ILIM VP L PGN S.V_ST.V_H.V_LX.V_ILIM PR.V_L P.U K/F SIY._M PL UH-SIL._M P.U PL PL HIRR- HIRR-._MM P U/.V.V_FK._VOUT._M VRF P *U/V VSUS V V HIRR-V VSNS HIRR- P S P P U/.V U/V SN PL P.U HIRR- R_ P.U VH R_G PR * R_N PR *K PR *M.V_G R_G PQ P U/V PR K/F PR.K/F P *P PR PU GN VQ VRF PR * PL PL GN GN PQ *SI VRM_PWRG PQ *TU PQ *N PROJT : T Quanta omputer Inc. Size ocument Number Rev ustom POWR - R &.V ate: Friday, pril, Sheet of

Cover Sheet Block Diagram MAIN CLOCK GEN DDR CLOCK BUFFER mpga478-b INTEL CPU Sockets DDR SLOT DDR TERMINATOR SIS 961A SOUTH BRIDGE AC'97 CODEC

Cover Sheet Block Diagram MAIN CLOCK GEN DDR CLOCK BUFFER mpga478-b INTEL CPU Sockets DDR SLOT DDR TERMINATOR SIS 961A SOUTH BRIDGE AC'97 CODEC Last chematic Update ate: // M- VRION: I / HIPT Willamette/Northwood pin mp- Processor chematics over heet lock iagram MIN LOK N R LOK UFFR mp- INTL PU ockets - I / NORTH RI - PU: Willamette/Northwood

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

MS-6524 SIS 645/650 CHIPSET Willamette/Northwood 478pin mpga-b Processor Schematics

MS-6524 SIS 645/650 CHIPSET Willamette/Northwood 478pin mpga-b Processor Schematics Last Schematic Update ate: // MS- SIS / HIPSET Willamette/Northwood pin mpg- Processor Schematics PU: Willamette/Northwood mpg- Processor System rookdale hipset: SIS / (North ridge) + (South ridge) On

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160 Service Service Service W-V0 0-0 Product Service Group udio Service Information lready published Service Informations: ORRTION TO SRVI MNUL elow are corrections to the circuit diagram parts list: OMI OR

More information

PCI9054RDK-860 BLOCK DIAGRAM

PCI9054RDK-860 BLOCK DIAGRAM N HISTORY N NUMR T NOT xxx-xxx 0/0/. M signals added: R0, R, R, and R to include VFLS[:0] and FRZ to the M connector.. dded pull up to and : R, R, R, R, U, and U0. xxx-xxx 0//. SRM: added R MUX(U,U,U):

More information

Am186CC and Am186CH POTS Line Card

Am186CC and Am186CH POTS Line Card RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON 0 _HI _LO F J 0V J 0V J 0V T T-00-N V V- KP0M 00uF/V _ON V N JV J ON -V_LY _ON V N W-0---S-0 _ON N PW000-SFH P.O. OX 0, NL. PTOOUH, ONTIO N KJ Y PHON (0) - FX (0) -0 WWW.YSTON. LT 00 igital Power Supply

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND +V +V 00nF/0V 00nF/0V 00nF/0V 00R/00MHz.µF/0V 00nF/V 00nF/V 0K K n.b. 0k 0k 00/p/0v 00/p/0v MHZ-.X. 00nF/V 0R 0R µ/v MK0XVLK MK0XVLK 00nF/0V 00nF/0V µ/v 00R/00MHz 0R 0 0 0 L0 0 0 R0 R0 R0 R0 L0 L0 Y0 0

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N 0 THIS RWG ONORMS TO.S. -T-0-00-0- U/0V +/-% 00N +/-0% 0N +/-0% U/0V +/-% 00N +/-0% 0 0N +/-0% R R 0R % P/0V +/-% K % U S YLLOW U 0 U U S0LV0 MLKTON /R S S R SK LS MULTI U/0V +/-% 00N +/-0% 0N +/-0% LLK+

More information

Cover Sheet. Block Diagram DDR SLOT DDR TERMINATOR AGP SLOT PCI SLOTS LAN CONTROLLER

Cover Sheet. Block Diagram DDR SLOT DDR TERMINATOR AGP SLOT PCI SLOTS LAN CONTROLLER over Sheet lock iagram MIN LOK EN & R LOK UFFER MS- VERSION: SIS / HIPSET Willamette/Northwood pin mp- Processor Schematics mp- INTEL PU Sockets SIS / NORTH RIE R SLOT R TERMINTOR - - SIS SOUTH RIE - PU:

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

SM XBEE MODULE XBEE SMT MODULE NC GND GND RF_SELECT VCC COMM/AD0/DIO0 AD1/DIO1 DOUT/DIO13 AD2/DIO2 DIN/CONFIG/DIO14 DIO12 AD3/DIO3 RESET RTS/DIO6

SM XBEE MODULE XBEE SMT MODULE NC GND GND RF_SELECT VCC COMM/AD0/DIO0 AD1/DIO1 DOUT/DIO13 AD2/DIO2 DIN/CONFIG/DIO14 DIO12 AD3/DIO3 RESET RTS/DIO6 0 ONI N RST SW T00Q R 0 X_V R0 TI TMS T TO R IN T R V P TSW0 0 urrent Testing TSW00S P R OUT IO RSSI_PWM PWM X_V 0 0u/0V R R R R R R TR/PIN_SP 0u 00n p.p X_OUT X_IN X_IO X_RST X_PWM X_/MS_X X_TR/PIN_SP

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

MT9V128(SOC356) 63IBGA HB DEMO3 Card

MT9V128(SOC356) 63IBGA HB DEMO3 Card MT9V(SO) IG H MO ard Page escription Page lock iagram Pinout Sensor Power Supply VideoOut_lock_Reset xternal Interface Rev Who ate escription Rev 0.0 jwrede 0/0/0 ase Schematic for ustom esign Rev 0. aralex

More information

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45 ON Y Pb Pr is(smk,sk,slrk,s) MP U V V pin con to Mainboard IR MI MI U WM SMK,SK,SLRK MII_(ST) URT JTG con U ML-H SPI FLSH U MXL-G U NN FLSH KFGU Gb SL +.V/. POR LO U +.V RJ RMII Eth PHY U LN US HOST RMII

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

XBee Interface Board XBIB-U-DEV TH/SMT Hybrid

XBee Interface Board XBIB-U-DEV TH/SMT Hybrid 0 ONI N RST V X_V P ONRVSM00 X_V Populate jumper to switch rf output to onboard RPSM P TSW00S SW T00Q SW T00Q R 0 X_V R0 TI TMS T TO R IN T R P TSW0 0 0 urrent Testing TSW00S P R OUT IO RSSI_PWM PWM TR/PIN_SP

More information

3JTech PP TTL/RS232. User s Manual & Programming Guide

3JTech PP TTL/RS232. User s Manual & Programming Guide JTech PP-00 TTL/RS User s Manual & Programming Guide Revision. J Tech o., Ltd. Fu-Hsing N. Rd., F Taipei, Taiwan Tel: +--00 9 info@jtech.com.tw JTech (J Eng.), Inc. E. Valley lvd., Suite ity of Industry,

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31] V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP MU ROOTIS / ORO MU_NRESET R_[0..] R_[0..] R_ R_ R_ R_ R_ R_0 R_0 R_ R_ R_ R_ R_ R_ OTG_S_VUS OTG_S_N OTG_S_P OTG_S_I OTG_S_O OTG_S_PWR OTG_S_I OTG_S_N OTG_S_P OTG_S_O OTG_S_VUS UT_USER UT_USER SW_USER

More information

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5. lock iagram I R Select I/SPI Mode Select MLK Source ommunication PG. US to I/SPI IS Signals PG. nalog Inputs PG. IS Interface Line-In / Microphone nalog Outputs PG. Headphone SGTL PG. igital Header P PSI

More information

Power. Video out. LGDC Subsystem

Power. Video out. LGDC Subsystem Power LE_UX# LG Evaluation System: Mainboard Revision: P Reference I: 00 # Video out LG Subsystem _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I/O ISP_LK I[..0] ISP_[..0]

More information

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

Intel 100MHz Pentium(R) II processor/440gx AGPset Dual-Processor Customer Reference Schematics

Intel 100MHz Pentium(R) II processor/440gx AGPset Dual-Processor Customer Reference Schematics Revision.0 Intel 00MHz Pentium(R) II processor/0gx GPset ual-processor ustomer Reference Schematics TITL PLTFORM OMPONNTS IVISION 00 PRIRI ITY R. FM- FOLSOM, 0 PG OVR SHT LOK IGRM SLOT ONNTOR,,, LK SYNTHSIZR

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

H-LCD700 Service Manual

H-LCD700 Service Manual H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

SEE PAGE 2 FOR BRUSH MOTOR WIRING SEE PAGE 3 FOR MANUFACTURER SPECIFIC BLDC MOTOR WIRING EXAMPLES EZ SERVO EZSV17 WIRING DIAGRAM FOR BLDC MOTOR

SEE PAGE 2 FOR BRUSH MOTOR WIRING SEE PAGE 3 FOR MANUFACTURER SPECIFIC BLDC MOTOR WIRING EXAMPLES EZ SERVO EZSV17 WIRING DIAGRAM FOR BLDC MOTOR 0V TO 0V SUPPLY GROUN +0V TO +0V RS85 ONVRTR 9 TO OM PORT ON P TO P OM PORT US 9600 U 8IT, NO PRITY, STOP, NO FLOW TRL. OPTO SNSOR # GROUN +0V TO +0V GROUN RS85 RS85 OPTO SNSOR # PHOTO TRNSISTOR TO OTHR

More information

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11 Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient

More information

POWER Size Document Number Rev Date: Friday, December 13, 2002

POWER Size Document Number Rev Date: Friday, December 13, 2002 R0 [ /W 0 0.00uF/00V - D0 KP0M L0 L D0 N 0 00uF/00V 0 0.uF R0 M [ /W R0 M [ /W R0 M [ /W R0 M [ /W 0 0.00uF/KV D0 PS0R 0 0uF R0 00K [ W D0 FR0 R0 0 [ /W O O T0 O,, POWER X'FMR 0, D0 DQ0 R [ /W 0.00uF/00V

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

557 V.2.0 Sideband Bus

557 V.2.0 Sideband Bus V.. Sideband us Pentium-M PU lock en. PE RT,V,V VP RT PE PE Thermal PE, lock uffer PE HRER &SELETOR PE T.LOW PE LVS PE TV-OUT RT PE Video ridge SiS LV PE Memory us orth ridge SiS MX PE,,, R IMM & On oard

More information

H NT Z N RT L 0 4 n f lt r h v d lt n r n, h p l," "Fl d nd fl d " ( n l d n l tr l t nt r t t n t nt t nt n fr n nl, th t l n r tr t nt. r d n f d rd n t th nd r nt r d t n th t th n r lth h v b n f

More information

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/ Power power.sch udio SOUN_OUT audio.sch Phi P[0..] P[0..] Phi P[0..] P[0..] PU Phi P[0..] P[0..] [0..] [0..] I/O MP ROMIS Phi [0..] [0..] I/O MP ROMIS Phi UL [0..] [0..] VI_S MP ula.sch LUE RE SYN M[0..]

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V

More information

Conditional Simulation of Random Fields by Successive Residuals 1

Conditional Simulation of Random Fields by Successive Residuals 1 Mathematical Geology, Vol 34, No 5, July 2002 ( C 2002) Conditional Simulation of Random Fields by Successive Residuals 1 J A Vargas-Guzmán 2,3 and R Dimitrakopoulos 2 This paper presents a new approach

More information

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested

More information

Stand by & Multi Block

Stand by & Multi Block _NEUTRL LX0S _LIVE 0.,.0mH + 0%, - 0% HOT Stand by & Multi lock TM0S MULTI TRNS(EER) M /KV RM0 M0 K/W(R) /00V M SFF00G(00V/0) 0 M0 M0 UF00 UF00 M UF00 OL M.uF/0V(L0W) QM OL S-GN ZM MMZVTG RM RM 00K(0)F

More information

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD fb_inj fb_inj JS0 JS JS U JS Vsyn JS V PT/K 0 VSS PT/K GMXF- GMXF PT/K OS- JS OS PT/K OS- OS PT/K Squirt- RST PT/K ccel- PT0 PT/K Idle- JS Warmup- PT PT0/K0 FP- PT VSS 0 PT V TX- PT PT/ 0 JS JS0 RX- PT0/Tx

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

R14 T14 P14 T15 R15 H10 H11 H14 H16 H9 G12 G13 G15 G14 G11 G10 B16 B15 D10 B10 G9 F9 D9 A9 C9 B9 G8 F8 E8 D8 B8 C8

R14 T14 P14 T15 R15 H10 H11 H14 H16 H9 G12 G13 G15 G14 G11 G10 B16 B15 D10 B10 G9 F9 D9 A9 C9 B9 G8 F8 E8 D8 B8 C8 0 P00 P0 P0 P0 P0 P0 [] S [] SL [,] USRT0_RX [,] USRT0_TX P0 P P P P P P [,] USRT_RX [,] USRT_TX P P0 [,] LK [,] PWRL [,] L [,] L [,] L [,] L [,] L [,] L [,] L [,] L [,] SW R K K K K K K 0 0 L L M M M

More information

On Hamiltonian Tetrahedralizations Of Convex Polyhedra

On Hamiltonian Tetrahedralizations Of Convex Polyhedra O Ht Ttrrzts O Cvx Pyr Frs C 1 Q-Hu D 2 C A W 3 1 Dprtt Cputr S T Uvrsty H K, H K, C. E: @s.u. 2 R & TV Trsss Ctr, Hu, C. E: q@163.t 3 Dprtt Cputr S, Mr Uvrsty Nwu St. J s, Nwu, C A1B 35. E: w@r.s.u. Astrt

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2 --00_: RV;E,F,G,H,J,K,L,M,N,P,R V;H,H,J,J,K,K,L,L,M,M,N,N,P,P V;,,,,,,,E,E,F,F,G,G SMOE MOE S EXP EXP EXP0 HIPI HIIPI HIPI HIPI0 EXTFILTER GN_ GN_0 IN- IN+ EN- EN+ VREF V_ES N RY PLK PULK LK SYN SYN SYN

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0

More information

[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M

[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M R00 R000 J00 MI-OS-T J000 MI-OS-T V T V T 0.u.V 0 J00 000 0.u.V R-00 MIIS0 MIIS0 [,,] [,] [,,,] [,] V0 V00 V0 p 00 00p 00 p 00 V0 VUS VIO T_HG_STT GPIO_HG_N 00 p 0 p 00 p 0 p 00p 0 00p 0 R0 R0 00K 0 LM0SN

More information

2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM

2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM Table of ontents Notes MS0LGLK Touch Sensors Touch Sensors Power OSM US OM L Revisions Rev escription X First raft X Replaced, M RN with sigle resistors Updated Power section Swapped LE_ER, with ER, to

More information

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0] STTTW STTLKW POW[:0] PTW[:0] SYNHW PLKW Sheet_ STTTS STTLKS POS[:0] PTS[:0] SYNHS PLKS Sheet_ Spareates PLKS SYNHS PTS[:0] POS[:0] STTLKS STTTS MLKS MTS Sheet_ PLKW PLKS SYNHW SYNHS PTW[:0] PTS[:0] POW[:0]

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND R White R Red _TX_Q_P J 0-0 0 _TX_I_P _TX_I_N _TX_Q_P _TX_Q_N L _TX_I_P _TX_I_N.R -d ttenuator.r.r 00pF_0V JP SM _TX_Q_P _TX_Q_N _TX_Q_P _TX_Q_N GN VV VV VV_TX VV VV VV_TX Modulator L L PowerSupply J POWER

More information

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS +V Host MSP +V R MSP_SS MSP_MOSI MSP_MISO V_HOST MOTOR_T_VSNS_ OMMS_MOSI OMMS_MISO OMMS_SLK OMMS_SS URT TX URT RX V V V V P._T._M_RTLK VRF-_VRF- P._T._TLK_OUT VRF+_VRF+ P._T._TLK_OUT P._T._UST P._T._UST

More information

Exhibit 2-9/30/15 Invoice Filing Page 1841 of Page 3660 Docket No

Exhibit 2-9/30/15 Invoice Filing Page 1841 of Page 3660 Docket No xhibit 2-9/3/15 Invie Filing Pge 1841 f Pge 366 Dket. 44498 F u v 7? u ' 1 L ffi s xs L. s 91 S'.e q ; t w W yn S. s t = p '1 F? 5! 4 ` p V -', {} f6 3 j v > ; gl. li -. " F LL tfi = g us J 3 y 4 @" V)

More information

Q11 Q12 BF423 BF422 BF422 Q5 BC184L R39 5K6 Q15 BF422 R59 39K C28 C30 100UF 100NF R40 1K5 C23 100NF R38 R36 220K Q13 BF422 Q14 BF423 R71 47R

Q11 Q12 BF423 BF422 BF422 Q5 BC184L R39 5K6 Q15 BF422 R59 39K C28 C30 100UF 100NF R40 1K5 C23 100NF R38 R36 220K Q13 BF422 Q14 BF423 R71 47R R R HT+ 0 00N/ 00V R 0R R K R 0R R9 K GT RSISTORS R - R LT+ 00U MP R 0P R 00N/ R0 R Q R 0K Q VR 0R Q Q R 0R R R Q Q9 R R R K R R R 0R Q Q Q0 R R9 Q R R R R Z V Z V R K 00U/ V 00U V 9 00U/ V R0 / Q R 00N

More information

Grilled it ems are prepared over real mesquit e wood CREATE A COMBO STEAKS. Onion Brewski Sirloin * Our signature USDA Choice 12 oz. Sirloin.

Grilled it ems are prepared over real mesquit e wood CREATE A COMBO STEAKS. Onion Brewski Sirloin * Our signature USDA Choice 12 oz. Sirloin. TT & L Gl v l q T l q TK v i f i ' i i T K L G ' T G!? Ti 10 (Pik 3) -F- L P ki - ik T ffl i zzll ik Fi Pikl x i f l $3 (li 2) i f i i i - i f i jlñ i 84 6 - f ki i Fi 6 T i ffl i 10 -i i fi & i i ffl

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

MS-6719 Ver:1.0. MEDION ****** Ver:0B

MS-6719 Ver:1.0. MEDION ****** Ver:0B MI VRM.x M- Ver:. MEION ****** Ver: INTEL ocket ommand ddress U ata U PU lock R IMM Terminator PU: Pentium socket- Processor ystem hipset: I(N) I() On oard Function hip: LP I/O-WHF IEEE ERE-FW LN-Realtek

More information

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF. POWER_KEY POWER_OFF US_IN WKEUP H_ET HG_STTUS PLYKEY +VRT VT VUS +VRT LI_.V LI_.V VUS VT VTT VTT VTT +V +V +V +V VTT V +V T uf uf R k R k uf uf R k R k VIN VOUT U XPM U XPM Vbat ON ON ON ON KW ON/OFF KW

More information

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information.

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information. PGE PGE X00 & X00 hip H/W onfiguration Pins MHz rystal RJ- onnector o H ebugger onnector I onfiguration EEPROM (T0) Power and y-pass apacitors Serial us Schematic: I : I EEPROM SPI : T EEPROM (optional)

More information

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3 MU THERMISTOR- MU LI_RX LI_TX LI_RX LI_TX MX_TX MX_RX MX_/RE MX_E MX_TX MX_RX MX_/RE MX_E MX_LI +.V_MU R 0K R 0K R R R R LE_POWER_STGE - Out GN J LE- -V LE Power Stage LE_POWER_STGE - Out GN J LE- -V LE

More information

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14 A ISIONS ZONE LTR ESRIPTION ATE APPROVE A INITIAL RELEASE --_0:0 J 0 0 0,,,, AF JP PAR [:0] ON PIV 0 SO LAV EN LK PHYS M LK STAT_A M0 M R R R R R R R 0K J J AR AR[:0] AR AR AR AR0 AR AR[:0] AR AR AR AR0

More information

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds. lock iagram Ethernet PoE Level Translators SPI HNSHKE URT tmega U US ISP MHz User button Leds Wi-Fi Module U GPIO Headers micros US US Host MHz lock iagram Size ocument Number Rev Yun ate: Thursday, January,

More information

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT

More information