MS-6524 SIS 645/650 CHIPSET Willamette/Northwood 478pin mpga-b Processor Schematics

Size: px
Start display at page:

Download "MS-6524 SIS 645/650 CHIPSET Willamette/Northwood 478pin mpga-b Processor Schematics"

Transcription

1 Last Schematic Update ate: // MS- SIS / HIPSET Willamette/Northwood pin mpg- Processor Schematics PU: Willamette/Northwood mpg- Processor System rookdale hipset: SIS / (North ridge) + (South ridge) On oard hipset: Expansion Slots: LP Super I/O -- WHF GP. SLOT * PI. SLOT* NR SLOT * VERSION: -OVER PGE & GPI/O -SYSTEMLOK IGRM -WILLMETTE/NORTHWOO mpg- PROESOR- -WILLMETTE/NORTHWOO mpg- PROESOR- -MIN LOK GENERTOR -SR LOK UFFER -VRM.X -SIS/- -SIS/- -SIS/- -SIS/- -GP SLOT &UP/N RESISTOR -SR IMM & IMM -SIS- -SIS- -SIS- -SIS- -PI & PI RESET IRUIT -PI & PI -RELTEK L LN -RJ & K/MS ONNETOR -IE & IE ONNETOR -US PORT ONNETOR - OE -GME/UIO ONN & FRONT UIO -NR SLOT & FLSH MEMORY -LP I/O WHF -HRWRE MONITOR -PRLLEL & SERIL PORT ONNETOR -SERIL IRUIT -VOLTGE REGULTOR -VOLTGE REGULTOR -TX POWER & VG ONNETOR -FRONT PNEL -THERMTRIP IRUIT -EOUPLING PITOR & P OTHER Micro-Star Friday, October, MS- OVER SHEET

2 System lock iagram T X V POWER Supply SOKET- (+.V) -V (+V) VS V -V Power elivery Map VRM.X enter Processer Unit Host us VU VREG Support ual Monitor VG -SU VG onnector VG SLOT VG ONNETOR SIS/ VG R SRM SSTL- Termination (Only for R) IMM IMM Rtt VU VREG.V VREG M VREG SIS / ore Power V-Link US Memory Interface GP Interface S u pport Max to six-pi evices HyperZip M VQ VREG Lan IE PI SLOT PI SLOT PI SLOT IE SiS ' udio odec NR nalog In nalog Out.VSY VREG SR Memory SIS ore Power KEYOR /MOUSE PS/ US US US US V-Link US LP us lock Generator FN FN FN ONTROL VOLTGE MONITOR lock uffer Legacy ROM FN ONTROL LP Super I/O TEMPERTURE MONITOR GP slot PI slot GPIOs IR/IR GME/MII SERIL PRLLEL FLOPPY MS- ocument Number SYSTEM LOK IGRM Last ision ate: Friday, October, of

3 P PU SIGNL LOK PU GTL REFERNE VOLTGE LOK R.K R.K THERM# PROHOT# THERM# (,) Q E X_NPN-LT-S-SOT () H#[..] U H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# Y W V U T W R V T U P U T R P P R T N N N M N M M L M L K L K K E VI VI VI VI VI E E E E E PS+ () PS- () VI[..] () Length <.inch. GTLREF p /*Vccp p u P R.-% R -% () HI#[..] () FERR# () STPLK# () INIT# () HSY# () HRY# () HTRY# () HS# () HLOK# () HNR# () HIT# () HITM# () HPRI# () HEFER# Trace : mil width mil space R X_ () PU_TMP () VTIN_ () THERMTRIP# () H#[..] () IGNNE# () SMI# () M# () PUSLP# () PU_G () PURST# HI# HI# HI# HI# PU_G PURST# H# H# H# H# H# H# H# H# H# H# E G P V V Y W H H J G G G F E E ITP_TI ITP_TO TI ITP_TMS TO F ITP_TRST# E TMS ITP_TK TRST# PU_TMP TK THERM THERMTRIP# THERM F THERMTRIP# PROHOT# /SKTO# IGNNE# PROHOT# SMI# IGNNE# M# SMI# PUSLP# M# SLP# RESERVE E F F Y Y Y W Y W V I# I# I# I# IERR# MERR# FERR# STPLK# INIT# INIT# RSP# SY# RY# TRY# S# LOK# NR# HIT# HITM# PRI# EFER# RESERVE RESERVE RESERVE RESERVE RESERVE RESERVE SEL SEL PWRGOO RESET# # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # R# _SENSE _SENSE ITP_LK ITP_LK ifferential Host ata Strobes VI# VI# VI# VI# VI# GTLREF GTLREF GTLREF GTLREF PM# PM# PM# PM# PM# PM# REQ# REQ# REQ# REQ# REQ# F F Y H J J K J TESTHI TESTHI Y TESTHI TESTHI TESTHI TESTHI TESTHI TESTHI TESTHI TESTHI TESTHI TESTHI TESTHI LK# LK# RS# RS# RS# P# P# R# OMP OMP P# P# P# P# ST# ST# STP# STP# STP# STP# STN# STN# STN# STN# LINT/NMI LINT/INTR W U F F F G F V H P L L K K J R L W P J F W R K E E GTLREF GTLREF PM# PM# PM# PM# HREQ# HREQ# HREQ# HREQ# HREQ# R.K R.K R.K R.K RS# RS# RS# R. R. P PULK- () PULK () HR# () HREQ#[..] () RS#[..] () * Short trace HST# () HST# () HSTP# () HSTP# () HSTP# () HSTP# () HSTN# () HSTN# () HSTN# () HSTN# () NMI () INTR () Length <.inch. /*Vccp GTLREF Every pin put one pf cap near it. Trace Width mils, Space mils. Keep the voltage dividers within. inches of the first GTLREF Pin PU ITP LOK ITP_TMS ITP_TO ITP_TK PU STRPPING RESISTORS LL OMPONENTS LOSE TO PU PROHOT# PU_G HR# PURST# THERMTRIP# PM# PM# PM# PM# ITP_TI ITP_TRST# PU_G PURST# PUSLP# p R R R R R R. R. R R. R. R. R. p R R X_p X_p X_.u P P R X_.-% R X_-% P P P # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # V U V U U U T T T T R R P R N N M N M P N M H K J L M H G L F E F F G E H J H G H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# PG-S-F Micro-Star MS- ocument Number mpg- PROESOR- Last ision ate: Monday, October, of

4 PU VOLTGE LOK PLE PS WITHIN PU VITY PU EOUPLING PITORS MS- mpg- PROESOR- Monday, October, ocument Number Last ision ate: of M i c ro-star _VI () P P P P P u- u- u- u- u- u- u- u- u- u- u- u- u- u- u- u- L.u-% u- u- u- u- u- u- u- u- U PG-S-F E E E E E E E E F F F F F F F F F F E E E E E E E F F F F F E E E E E E E E E E F F F F F F F F F E E E E E E E E F F E E F F F F F F F F F F G G G E E G H H H H J J J J K K K K L L L L M M M M N N R R R R P P P P N N V V U U U U T T T T Y Y Y Y W W W W V V F -IOPLL -VI -VIPRG u- u- L.u-% u- u- u- u-

5 L X P R K Q NPN-MTLT-S-SOT P X_OPPER +.u.u.u.u E X_u U_E_SM.u.u E R K R K L X.u.u R E Q NPN-MTLT-S-SOT P X_OPPER Main lock Generator ( OPTIONS) : (IS) : (ypress). (Hitachi) U F VREF VZ VPI VPI V VGP VPU VS PI_STOP# PU_STOP# REF Z PI PI GP PU S P#/_PWRG IREF V PULK PULK# PULK PULK# SLK GPLK GPLK ZLK ZLK PILK_F/FS PILK_F/FS PILK PILK PILK PILK PILK PILK REF/FS REF/FS REF/FS M _M/MULTISEL SLK ST FS FS FS FS FS MULTISEL amping Resistors Place near to the lock Outputs R R R R R R R R R RN RN R R R R R R PULK PULK- PULK PULK- SLK GPLK GPLK ZLK ZLK XPLK SIOPLK PILK PILK PILK PILK PILK REFLK REFLK PILK REFLK ULKM SIOM SMLK SMT PULK () PULK- () PULK () PULK- () SLK () GPLK () GPLK () ZLK () ZLK () XPLK () SIOPLK () PILK () PILK () PILK () PILK () PILK () REFLK () REFLK () PILK () REFLK () ULKM () SIOM () SMLK (,,,) SMT (,,,) y-pass apacitors P l ace near to the lock Outputs PULK PULK- PULK PULK- SLK GPLK GPLK ZLK ZLK PILK PILK SIOPLK XPLK PILK PILK PILK PILK REFLK REFLK REFLK ULKM SIOM R. R. R. R. N N X_p p X_p X_p X_p X_p X_p p p p p p X_p.u.u P Frequency Selection + E X_u U_E_SM.u P XIN Y XOUT M-pf-HS- p p R.K R X_.K R X_.K R X_.K R X_.K MULTISEL R FS FS FS FS FS X_ R X_.K SIS LOK SIS LOK FS FS FS FS FS PU SRM ZLK GPLK PI (MHz) (MHz) (MHz) (MHz) (MHz) FS FS FS FS FS PU SRM ZLK GPLK PI (MHz) (MHz) (MHz) (MHz) (MHz) MS- ocument Number MIN LOK GERNERTOR Last ision ate: Thursday, October, of

6 P OPPER L.u.u.u.u U LOK UFFER (SR) u X + E X_u U_E_SM.u.u.u.u.u P.u OPPER.u V V V V V V V V V V VS OUTPUT OUTPUT OUTPUT OUTPUT OUTPUT OUTPUT OUTPUT OUTPUT R X_p SLKI SLKI () LK LK LK LK N X_p RN LK LK () N OUTPUT LK N X_p N OUTPUT LK LK () LK LK () L OUTPUT LK LK LK () X V OUTPUT LK RN LK LK LK () + E OUTPUT LK.u X_u.u OUTPUT LK LK () LK () OUTPUT LK OUTPUT LK () (,,,) (,,,) SMLK SMT SMLK SMT R R () FWSLKO SLK ST INPUT OE(OUTPUT) F_OUT R.K R F_IN S X_p F_OUT Micro-Star MS- ocument Number S R LOK UFFER Last ision ate: Thursday, October, of

7 +V HOK.u-%_.u p p T u T u T u T u u- u- u- (,) FP_RST# VI[..] () R () PS- R R R IS K X_ K X_ IS p R X_K X_P VI VI VI VI VI R p R K R.K.u R.K U VI VI VI VI VI PGOO FS/IS OMP PWM ISEN PWM ISEN PWM ISEN PWM ISEN F VSEN INTS-HIP-SOI R X_ +V R R R R _ K K K R u- + U + u- +V u- U_G OOT PHSE PWM L_G MOSVR-HIP-SO R _ U P U_G OOT P PHSE PWM L_G MOSVR-HIP-SO.u R _ R _.m Ohm HOK.u-%_ R G _ Q IPNL-S-TO.u HOK.u-%_ R _ u- G Q IPNL-S-TO S G Q FL-S-TO S S G Q FL-S-TO S.u.u T u T u T u T u T X_u P T u T u T u T T u u () PS+ R X_ VI VI VI VI VI V(V) R P VI VI VI VI VI V(V) OFF +V u- R _ PWM GOO U P U_G OOT PHSE.u PWM L_G MOSVR-INTS-HIP-SOI R _ R _ u- G Q IPNL-S-TO S G Q FL-S-TO S.u TXV POWER ONNETOR HOK.u-%_ Under PU Socket. eside to PU Socket Solder Side. VI PULL-UP RESISTORS HIPV ON'T NEE PULL HIGH HIP NEE PULL HIGH VI VI VI VI VI R K RN K +V R K- ZVV () VI_G G S IS Q N-S-SOT +V.u JPW V V x p M i c ro-star MS- ocument Number VRM.X Last ision ate: Monday, October, of

8 [..] () S[..] () E#[..] () ST[..] () [..] S[..] E#[..] ST[..] ST[..] S S S S S S S S ST ST ST HNVREF HNOMP HPOMP HVREF ST[..] () XV X XV X ST#[..] () ST#[..] U F M M M L L L K L K J K J J J J H F F G E F E E E F E U T P N J H J H J REQ# () GNT# () FRME# () IRY# () TRY# () EVSEL# () SERR# () STOP# () PULK J F E# PULK- H PULK /E# F E# PULK# /E# H E# HEFER# U /E# K E# HLOK# U EFER# /E# HTRY# V HLOK# REQ# PURST# HTRY# REQ# GNT# PU_G PURST# GNT# G FRME# HPRI# T PUPWRG FRME# G IRY# HR# U PRI# IRY# G TRY# REQ# TRY# G EVSEL# RS# T EVSEL# H SERR# RS# RS# SERR# T GP H STOP# RS# U RS# STOP# RS#[..] RS# H PR HS# PR HITM# E RF# HIT# RF# F WF# HRY# WF# PIPE# PIPE# S S S S S S S S ST ST ST HPOMP HNOMP HNOMPVREF HVREF HVREF HVREF HVREF HVREF X XV X XV PULK () PULK- () () HEFER# () HLOK# () HTRY# () PURST# () PU_G () HPRI# () HR# PR () RF# () WF# () PIPE# () S# HITM# HIT# RY# SY# NR# V T U W V V GPXET IH HREQ# IH IL HREQ# IL HSY# HNR# () RS#[..] () HS# () HITM# () HIT# () HSY# () HRY# () HNR# IH () IL () HREQ# SST HREQ# SST# SST () SST# () - HST# ST# S_ST S_ST# HREQ# ST HREQ# HREQ# HREQ# HREQ# HREQ# W W W W Y K L HREQ#[..] _ST _ST# HREQ#[..] () HST# HST# HST# HST# HST# ST ST# () () H#[..] _ST _ST# GPLK GPROMP XV X XV X VREFG GPROMP HSTN# HSTN# HSTN# HSTN# H# H# HSTP# HSTP# HSTP# HSTP# HOST H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H#[..] () GPLK () M GPLK GPROMP XV X XV X VQ VREFG () M M R GPVREF GPREF _% HSTN# () HSTN# () HSTN# () HSTN# () F F K P HSTN# HSTN# HSTN# HSTN# HSTP# () HSTP# () HSTP# () HSTP# () F F L N HSTP# HSTP# HSTP# HSTP# L _ F E H G E F G E E F Y Y Y XV H# H# H# H# H# I# I# I# I# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# P T X_u-.u.u SIS-SIS E H R F E F E E E F G F F G H G J G J H G H J K J K J M L K L L M P L N N M N P N R R M P R R HNOMP Rds-on(n) = ohm HNVERF = / P R -% R P X_OPPER_ X HI# HI# HI# HI# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# H# HPOMP Rds-on(p) = ohm HPVERF = / P -% HI#[..] () H#[..] L _ H#[..] () XV P P T X_u-.u.u L _ XV XV X_.u HVREF HNVREF T X L _ R -% R -% P X_.u X_OPPER_ X_u-.u T X_u-.u MS- P X_OPPER_ X.u R -%.u X_.u R -% P X ocument Number SIS /- place this capacitor under solder side of Last ision ate: Thursday, October, X_OPPER_

9 - Rs place close to IMM MS- SIS /- Thursday, October, ocument Number Last ision ate: of RVREF M M# M M# M M# M M# M M M# M M# M M# M M# RVREF SRS# RSRS# SS# RSS# SWE# RSWE# KE KE KE KE SLK SV S RV R RVREF RVREF RV R M[..] QM[..] M#[..] RS-[..] KE[..] SUXSW# S- RS- RS- RS- RS- M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M S- S- S- SLKI M# M M M M M# M M# QM QM QM QM QM QM QM QM FWSLKO SV S M# M M# M M# M M M# RS-[..] S# S# S# S# RS- RS- RS- RS- QM[..] () M#[..] () SLK () KE[..] () RSRS# () RSS# () RSWE# () SUXSW# () SLKI () M[..] () RS-[..] () FWSLKO () RS-[..] () M M SY R R R X_p P X_OPPER_.u X_.u RN.u R R.u T X_u- R.K U SIS_ J G H J E F F H G E F E H F H F G H F J E H G J E J F F H H H E G F H F J H G E H G F F F H J E E G G F F E H F H G H F H E F G J G F H J H Y Y Y E F H J F E Y Y J H W M M M M M M M M QM QS/S# M M M M M M M M QM QS/S# M M M M M M M M QM QS/S# M M M M M M M M QM QS/S# M M M M M M M M QM QS/S# M M M M M M M M QM QS/S# M M M M M M M M QM QS/S# M M M M M M M M QM QS/S# M M M M M M M M M M M M M M M SRS# SS# SWE# KE KE KE KE KE KE SUXSW# S# S# S# S# S# S# SLK FWSLKO SRLKI SV S RV R RVREF RVREF RM_SEL X_.u.u R R RN R.K L _ RN X_p X_p RN R R R R R R R R R.u.u P X_OPPER_ L / RN R R R R

10 NOTE: This page is for universal P design( suitable for both or ) N Hardware Trap Table LLEN# RM_SEL TRP enable PLL SR normal disable PLL R N debug mode efault (R) embedded pull-low (~K Ohm) yes yes yes () Z[..] () ZST[..] () ZST-[..] Z[..] ZST[..] ZST-[..] TRP SYN RSYN LSYN T V selection, NTS/PL(/) enable V enable VG interface enable panel link U SIS R R X_.u ZVREF.u () ZLK () ZUREQ () ZREQ ZLK ZUREQ ZREQ ZST ZST- ZST ZST- VG T R ROUT T ZST ROUT R GOUT ROUT () ZST# GOUT R OUT GOUT () OUT () for only P OUT P ZST F R HSYN ZST# HSYN VSYN HSYN () E R RSYN Z T VSYN VSYN () Z R Z R LK TRP Z T Z VGPIO T LK () Z T Z VGPIO T () SYN Z R Z Z Z R INT# LSYN Z Stereo INT# INT# (,,,) Z Glass Z Z Z Z Z Z V ZLK U U ZUREQ ZREQ R R P Z Z Z Z Z Z Z Z Z REFLK SYN RSYN LSYN REFLK () SYN () RSYN () LSYN () N P P N HyperZip N E VOMP Z N VOMP VRSET Z N Z VRSET F VVWN ENTEST ZVREF U Z VVWN VZMP V ZVREF V PWRG VZMP V ZMP_N U ZMP_N V ZMP_P U V - ZMP V ZMP_P ZMP LKV ZXV LKV W LK ZX W ZXV LK ZX ELKV ZXV V ELKV ELK ZX V ELK ZXV ZX PIRST# PWROK UXOK TRP TRP TESTMOE TESTMOE TESTMOE E F Y W W E LLEN# ENTEST F E F VOSI SYN RSYN LSYN R.K R.K R.K R.K R.K X_.u (,) PIRST# (,) PWRG (,) UXOK PIRST# PWRG UXOK TRP ENTEST X_u- X_u- L _ P X_OPPER_ L _ P ZXV.u ZX ZXV.u ZX u- _ L _ P.u R R VZMP ZMP_N ZMP_P ZMP LKV LK ELKV ELK.u.u _ L _ L _ V P E P X_u- E.u X_OPPER_ X_u- X_OPPER_ X L X L VVWN.u VRSET L _ VOMP.u _ R P L _ E V X_u- P X_OPPER_ E X_u- L X u X_OPPER_ L X X_OPPER_ X_OPPER_ MS- ocument Number SIS /- Last ision ate: Thursday, October, of

11 Power P l a ce these capacitors under solder side - MS- SIS /- Monday, October, ocument Number Last ision ate: of VQ _ VQ P P P P _ SY SY SY M M _ VQ _ SY _SY _SY M.u u.u u.u.u.u.u.u.u u.u.u u.u.u u u.u T X_u- U SIS E E E E F F F F E E E E E E E E E V V W Y Y Y Y Y Y Y E E E G J L H H J J J J K K K L N N N R U W P P R R T T T L L N R U W M M M M M M M N N N N N N N P P P P P P P R R R R R R R T T T T T T T U U U U U U U V V V V V V V E E F F F G G H H P T V F E G G G G G G G G G G G J J J J J J J J J J J G E E E F H K M P T V Y E G J L N R U W E F H K M P T V Y F E G F H K U U H H J J J J K K K K K K L M N P R R T U V W Y Y L L L L L M M N P R T U V W W W W P J J K K K K M W Y Y Y Y VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VM VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VZ VZ VZ VZ VZ VZ VZ VZ VZ VZ VZ PVP PVP PVP PVP PVP PVP UX. UX. IV IV IV IV IV IV IV IV IV IV IV IV IV IV IV IV IV PVZ OV OV OV PV PV PV PV PVM PVM PVM PVM PVM T X_u-.u.u.u.u u- u- u- u-.u.u.u.u.u.u.u.u u u.u.u.u.u

12 () S[..] () ST[..] () E#[..] () [..] () ST[..] () ST#[..] () IRY# () SYN () EVSEL# () SERR# VQ ST E# IRY# SYN EVSEL# PERR# SERR# E# ST S[..] ST[..] E#[..] [..] ST[..] ST#[..] VQ VREFG NOTE: This page is for universal P design( suitable for both or ) SY GP OVRNT# V TYPEET# V TYPEET# TYPEET# () V RSV(G_GPXET#) US+ US- INT# INT# (,,) INT# GPLK INT# INT# PIRST# INT# (,,,) () GPLK REQ# LK RST# GNT# PIRST# (,,) () REQ# REQ# GNT# GNT# () ST.. ST ST ST ST RF# ST RSV(M_GPXET#) PIPE# () RF# RF# PIPE# PIPE# () WF# WF# () S RSV(REFLK) WF# S S S S.. S SST S S SST# () SST S_ST S_ST# SST# () S S S S S S IL S S IH () IL RSV(IL) RSV(IH) IH ().VUX RSV(VET#)... _ST VQ /E# VQ IRY#.VUX RSV(SYN). EVSEL# VQ PERR# SERR# /E# VQ VQ _ST VQ VREFG. _ST# /E# VQ VQ FRME# RSV(RSYN) RSV(LSYN). TRY# STOP# PME# PR VQ /E# VQ _ST# VQ VREFG +V VQ +V R K ST# E# FRME# RSYN LSYN TRY# STOP# PME# PR E# ST# FRME# () RSYN () LSYN () TRY# () STOP# () PME# (,,,) PR () FRME# IRY# TRY# EVSEL# ST ST SST REQ# WF# RF# PIPE# STOP# SERR# PERR# PR S S S S S S S S SST# ST# ST# VQ R.K R.K R.K R.K RN.K RN.K RN.K RN R.K R.K R.K R R RN.K.K VQ R X_ R X _ R R +V.u.u GP ONNETOR EOUPLING SY IMM--N.u.u.u.u.u.u.u.u VQ U U U U U U TYPEET# Q N-S-SOT.u VREFG VREFG () MS- LOSE TO GP SLOT SIZE ocument Number Last ision ate: Monday, October, GP SLOT & UP/N RESISTOR of

13 losed to IMM losed to IMM MS- SR IMM, Wednesday, October, ocument Number Last ision ate: of Micro-Star KE KE SMT SMLK RS- RS- RSWE# RSS# RSRS# LK LK LK LK LK LK SMT RS- LK LK SMLK KE KE RS- RSWE# RSS# RSRS# M# M M M M M M M M# M M M# M M# M M M QM QM[..] M M M M M M M M QM M M M M M M M# M# QM M# M M M M M M# M# QM M M M M M M M M M M M M M M M M M# M M M M M[..] QM M M M M M# M M QM M M M# QM QM M M M# M M M M M QM M M M M# M M M M M# QM M M M M# M M# M# M M# M M M M M M# QM M#[..] M M QM M M M M M M M M M M# M# M#[..] M M M M M M M M QM M M M M M M M M[..] M M M M M M M# M# M M M# M# M# M# QM QM M M M M QM M# M M M M M M# M QM[..] RS-[..] KE[..] S-[..] KE KE KE KE RS- RS- RS- RS- RS-[..] SMT (,,,) SMLK (,,,) RSWE# () RSS# () RSRS# () M[..] () LK () SMLK (,,,) SMT (,,,) LK () LK () LK () M#[..] () M#[..] () M[..] () QM[..] () RSWE# () RSS# () RSRS# () QM[..] () KE[..] () S-[..] RS-[..] () LK () LK () LK () LK () RS-[..] () M M M M M M M M IMM IMMP VPS VPS VPS Q Q Q Q Q Q Q Q Q N N N N QM QM QM QM VPS VPS VPS VPS VPS VPS /WE /S /S /S /RS U/OE U/WE LK LK LK LK N N N N KE N N N QM QM QM QM /S /S KE /PE U/OE VREF VREF VPS VPS VPS VPS VPS VPS VPS VPS Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q N N S S S S SL RFU IMM IMMP VPS VPS VPS Q Q Q Q Q Q Q Q Q N N N N QM QM QM QM VPS VPS VPS VPS VPS VPS /WE /S /S /S /RS U/OE U/WE LK LK LK LK N N N N KE N N N QM QM QM QM /S /S KE /PE U/OE VREF VREF VPS VPS VPS VPS VPS VPS VPS VPS Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q N N S S S S SL RFU.u.u.u.u.u.u.u.u.u.u.u.u.u.u.u.u R.K R.K R.K R.K

14 PI nalog Power supplies of Transzip function for hip. HyperZip IE - Put near hip. MS- SIS- Thursday, October, ocument Number Last ision ate: of INT# INT# INT# INT# IHRY IEREQ IEIRQ LI PGNT# PGNT# IEIOR- PGNT# IEIOW- PGNT# IK- PGNT# IES /E# IES /E# IES /E# /E# IES- IES- INT# INT# INT# IHRY INT# IEREQ IEIRQ FRME# LI IRY# TRY# IEIOR- STOP# IEIOW- IK- SERR# PR IES EVSEL# IES PLOK# IES XPLK IES- PIRST# IES- IE IE IE IE ZLK IE IE ZST IE ZST- IE IE ZST IE ZST- IE IE IE ZUREQ IE ZREQ IE IE SVZMP IE SZMP_N IE IE SZMP_P IE SZMP IE IE IE SZXV IE SZX IE IE SZXV IE SZX IE SZVREF IE SZVREF IE IE IE SZMP_N SZMP_P [..] IES[..] IES-[..] IES[..] IES-[..] Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z PREQ# PREQ# PREQ# PREQ# PREQ# ZST ZST ZST- ZST- SZX SZXV SVZMP SZMP SZX SZXV IEIOR- () IEIOW- () IEIOW- () IK- () IK- () IHRY () IHRY () IEREQ () IEREQ () IEIRQ () IEIRQ () PGNT#[..] (,,) /E#[..] (,,) PR (,,) FRME# (,,) TRY# (,,) STOP# (,,) EVSEL# (,,) PLOK# (,) PREQ#[..] (,,) IEIOR- () [..] (,,) LI () LI () SERR# (,,) INT# (,,,) INT# (,,) INT# (,,) INT# (,) XPLK () IES-[..] () IES-[..] () IES[..] () IES[..] () IRY# (,,) ZST () ZST- () ZST () ZST- () ZUREQ () ZREQ () Z[..] () IE[..] () IE[..] () ZLK () PIRST# (,) E X_u- E X_u- R R R R.u.u L _ R X_.K R X_.K R X_.K R X_.K L _ R.u.u.u RN.K U SIS J J H H J K J J K K L K L L L L N P P P R R R T P T U U T R U V F F E H F H G G G H K M P R E F E G M M M N M N N N Y V N N K K N N R N R P U U T T R P M M M M M L L L K J K K H J H H Y V U W V T Y Y W W U Y V W Y U U V W T Y V Y Y W U W V U Y T W Y T V U W W Y T U T W V T V T U W V Y Y W V Y U Y Y PREQ# PREQ# PREQ# PREQ# PREQ# PGNT# PGNT# PGNT# PGNT# PGNT# /E# /E# /E# /E# INT# INT# INT# INT# FRME# IRY# TRY# STOP# SERR# PR EVSEL# PLOK# PILK PIRST# ZLK ZST ZST# ZST ZST# ZUREQ ZREQ VZMP ZMP_N ZMP_P ZMP ZXV ZX ZXV ZX VZREF ZREF Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I IS IS IS IES# IES# IHRY IREQ IIRQ LI IIOR# IIOW# IK# IES# IES# IS IS IS IIOR# IIOW# IK# IHRY IREQ IIRQ LI IEV IE P X_OPPER_ R X_.u.u P X_OPPER_ L _.u P X_OPPER_

15 P r o gramable on-die pull-high strength for PU_S: ( Infinite,,, Ohm) INIT# () INIT# () M# M# () SMI# SMI# INTR () INTR () NMI NMI () IGNNE# IGNNE# FERR# () FERR# () STPLK# STPLK# PUSLP# () PUSLP# () PILK () L[..] () () LFRME# LRQ# () SIRQ PILK LFRME# LRQ# SIRQ L L L L T P R R Y U T W V Y V W V T U W W U V U INIT# M# SMI# INTR NMI IGNNE# FERR# STPLK# PUSLP#/PUSTOP PIK PI PT L L L L LFRME# LRQ# SIRQ PU_S PI LP MIILKM MIITXLK MIITXEN MIITX MIITX MIITX MIITX MIIRXLK MIIRXV MIILKM E MIIRXLK MIIRXV MIIRXLK MIILKM MIIRXV MIIRXER MIIRX MIIRX MIIRX MIIRX MIIOL MIIRS MIIMIO RN RN.K.K NEE NOT to place close to L L L L LRQ# SIRQ SMLK SMT PREQ# PGNT# MEMWP RN.K R.K R.K R.K R.K R.K R.K R.K () TOK (,) PWRG (,,,) (,,,) (,) _SIN () _SIN (,,) _SOUT (,) _SYN (,) _RST# (,) _ITLK (,,) SPK SMT SMLK () REFLK (,) PWRTN# (,,,) PME# (,,) PSON# (,) UXOK () PILE OSKHI OSKHO TOK PWRG _SIN _SIN _SOUT _SYN SMT SMLK _RST# _ITLK REFLK SENTEST SPK PWRTN- PME- PSON- UXOK PILE RTV.u RTV E RT GPIO GPIO W T Y W G V OSKHI OSKHO TOK PWROK _SIN _SIN _SOUT _SYN _RESET# _IT_LK OSI ENTEST SPK PWRTN# PME# PSON# UXOK PILE RT - GPIO PI /others GPIO MII MIIRXER MIIRX MIIRX MIIRX MIIRX MIIOL MIIRS MIIM MIIMIO MIIV MII GPIO GPIO/LRQ# GPIO/THERM# GPIO/EXTSMI# GPIO/LKRUN# E E V T T T W MIIRXER MIIRX MIIRX MIIRX MIIRX MIIOL MIIRS MIIMIO SY GPIO GPIO THERM# EXTSMI# LKRUN# M# INTR NMI IGNNE# GPIO () GPIO () THERM# (,) EXTSMI# () RN P P LOSE TO SOKET STPLK# R PUSLP# R SMI# R INIT# R FERR# R % P u t closed to HIP OSKHO OSKHI R M Y K-.pf-S-- p p SY PME# R.K.u GPIO/PREQ# U PREQ# () MEMWP () GPIO () KT () KLK () MST () MSLK GPIO pins pull down NEE NOT to place close to KT KLK MST MSLK MEMWP GPIO E E GPIO GPIO GPIO GPIO GPIO GPIO/PMLK SIS-SIS K /geyserville GPIO/PGNT# GPIO GPIO/RING GPIO/_SIN GPIO/_SIN GPIO GPIO U E F PGNT# SMLT# RING _SIN _SIN GPIO GPIO RING () _SIN () _SIN () GPIO () GPIO () SENTEST _SIN _SIN _SIN _SIN ' Pull-own: In order to stabilize ' controller, pull-down resistors on STI and STI can not be removed. R R K R K R X_K R X_K GPIO THERM# GPIO R.K R.K R X_.K SY Place near to _ITLK p () LKRUN# () SMLT# LKRUN# SMLT# R R X_.K X_.K MS- ocument Number SIS- Last ision ate: Monday, October, of

16 U T X_u- () O# () O# SY () ULKM UV+ UV- UV+ UV- UV+ UV- UV+ UV- UV+ UV- UV+ UV- () UV+ () UV- () UV+ () UV- () UV+ () UV- () UV+ () UV- () UV+ () UV- () UV+ () UV- u.u ULKM O# O# V USLKM E E E E F G G G J H G H G F E E E UV+/RSP UV-/RSM UV+/RSP UV-/RSM UV+/RSP UV-/RSM UV+/RSP UV-/RSM UV+/RSP UV-/RSM UV+/RSP UV-/RSM O# O# O# O# O# O# USV USV US US N N N N N N N N N N US - N N N N N N N N N N N N N N N N N N N N N N N N N N N N N N E F E F F E SIS-SIS S Hardware Trap SPKR( LP addr mapping) disable enable efault embedded pull-low (~K Ohm) yes (,,) SPK (,,) _SOUT SPK _SOUT O# O# R R R R R R X_.K X_K X_K X_K K K SY STO( PILK PLL) O-( S debug mode) O-( Trap mode) enable enable PI disable disable ROM yes yes yes MS- ocument Number SIS- Last ision ate: Monday, October, of

17 - Power MS- SIS- Monday, October, ocument Number Last ision ate: of SY SY _ P P _SY u.u.u.u u T X_u- T X_u- u u.u u.u.u.u.u u.u u U SIS-SIS G J J L L N P K G H L M R R R P R H K M P R R R R J N R R F F F F F F F F F H H H H H H J J J J J K K K K L L L L M M M M N N N N N N J J K K L L L M M P VZ VZ VZ VZ VZ VZ VZ PVZ IV IV IV IV IV IV IV OV OV OV OV OV OV OV OV PV PV PV PV IV_UX IV_UX OV_UX OV_UX OV_UX OV_UX OV_UX PV_UX PV_UX Z Z Z Z Z Z Z Z Z Z T X_u- T X_u-

18 PI US PULL-UP MS- PI Monday, October, ocument Number Last ision ate: of [..] /E#[..] PTRST# PTK PTMS PTI INT# INT# INT# PIRST# PILK PGNT# PREQ# PME# /E# /E# FRME# IRY# TRY# EVSEL# STOP# PLOK# PERR# SONE SO# SERR# PR /E# /E# K# REQ# K# REQ# SONE SO# INT# PRSNT# PRSNT# PRSNT# PRSNT# PREQ# PREQ# PREQ# PREQ# PREQ# PGNT# PGNT# PGNT# PGNT# EVSEL# TRY# IRY# FRME# SERR# PERR# PLOK# STOP# PGNT# PIRST# PIRST# PIRST# PTK () PTRST# () PTMS () PTI () INT# (,) INT# (,,) INT# (,,,) INT# (,,) /E#[..] (,,) [..] (,,) PR (,,) PLOK# (,) PERR# (,) SERR# (,,) PME# (,,,) PILK () IRY# (,,) STOP# (,,) TRY# (,,) FRME# (,,) EVSEL# (,,) PIRST# (,,) PGNT# () PREQ# () SONE SO# () REQ# () K# () PREQ# (,) PREQ# (,) PREQ# (,) PGNT# (,) PGNT# (,) PIRST# (,) PGNT# (,) PREQ# (,) PIRST# (,,) PIRST# (,) PGNT# (,) -V +V SY U M-SOI U M-SOI R RN.K PI PI--WH-SN -V TK TO +V +V INT# INT# PRSNT# RSV PRSNT# RSV LK REQ# +V +.V /E# +.V /E# IRY# +.V EVSEL# LOK# PERR# +.V SERR# +.V /E# +.V +V K# +V +V TRST# +V TMS TI +V INT# INT# +V RSV +V RSV RSV RST# +V GNT# RSV +.V ISEL# +.V +.V FRME# TRY# STOP# +.V SONE SO# PR +.V /E# +.V +V REQ# +V +V X_.u RN.K R.K R X_.K R.K X_.u R RN X_.K R

19 (,,) [..] [..] (,,) /E#[..] /E#[..] PTK PTRST# PTMS PTI RN RESERVE X_.K +V +V () PTK (,) INT# (,,) INT# () PILK (,) PREQ# (,,) IRY# (,,) EVSEL# (,) PLOK# (,) PERR# (,,) SERR# -V -V PI PI PTRST# PTRST# PTK PTRST# () -V TRST# PTK -V TRST# TK +V PTMS PTMS PTI PTMS () TK +V TMS PTI PTI () TMS TO TI TO TI +V +V INT# INT# INT# (,,) +V +V INT# +V INT# INT# INT# INT# INT# (,,,) +V INT# SY INT# INT# INT# INT# INT# INT# PRSNT# INT# +V PRSNT# INT# +V INT# PRSNT# RSV PRSNT# RSV PRSNT# RSV +V SY (,) PREQ# PRSNT# RSV +V PRSNT# RSV PRSNT# RSV PGNT# (,) () PILK PILK RSV RSV PIRST# RSV RSV PIRST# PIRST# (,,) PILK RST# PILK RST# LK +V PGNT# () PILK PGNT# (,) LK +V PGNT# PGNT# (,) PREQ# GNT# PREQ# (,) PREQ# GNT# REQ# PME# PME# (,,,) REQ# PME# +V RSV +V RSV +.V +.V /E# +.V /E# +.V /E# ISEL# R /E# ISEL# R +.V +.V +.V +.V /E# /E# /E# +.V FRME# FRME# (,,) /E# +.V FRME# IRY# FRME# IRY# FRME# IRY# TRY# TRY# (,,) IRY# TRY# EVSEL# +.V TRY# EVSEL# +.V TRY# EVSEL# STOP# STOP# STOP# (,,) EVSEL# PLOK# STOP# PLOK# STOP# PERR# LOK# +.V SONE PERR# LOK# +.V R PERR# SONE SO# PERR# SONE SO# SO# () SERR# +.V SO# SERR# +.V SO# SERR# PR PR PR (,,) SERR# /E# +.V PR /E# +.V PR /E# /E# +.V +.V () K# /E# /E# /E# /E# +.V +.V +.V +.V K# +V +V REQ# K# REQ# K# REQ# REQ# () +V +V K# REQ# +V +V +V +V +V +V +V +V PI--WH-SN PI--WH-SN PRSNT# PRSNT# PRSNT# PRSNT# N X_.u MS- ocument Number PI & PI Last ision ate: Monday, October, of

20 VL R K VL VL O T HER V OF U ISO (ISOLTE) L R X_K.u.u.u.u.u.u.u.u R PME# (,,,) O T HER OF U () RXIN- () RXIN+ () TX- () TX+ R.K VL LKOUT X M-pf-HS- XTLF L X_ R () / () TX/RX LKOUT XTLF VL X_.u X_.u X_.u p M p U For wake on LN used (,,) INT# (,,) PIRST# () PILK (,) PGNT# (,) PREQ# (,,) /E# VL VL VL R INT RST LK GNT REQ V V V E ISEL LE LE N LE V V ISOLTE TX+ TX- V V RXIN+ RXIN- RTSET RTT RTT X X V V PME VTRL N N N V V V E FRME IRY TRY EVSEL STOP PERR SERR PR E V VL VL VL VL R.K EES M/EESK M/EEI M/EEO VL VL VL VL U S SK I O /E# (,,) N N TL-x-.us-SOI VL UX EES EESK EEI EEO V V V V E.u REK-RTL (,,) /E# (,,) FRME# (,,) IRY# (,,) TRY# /E# (,,) PR (,,) SERR# (,,) PERR# (,) STOP# (,,) EVSEL# (,,) [..] (,,) M i c ro-star MS- ocument Number RELTEK L LN Last ision ate: Monday, October, of

21 XKLK XMSLK XMST XKT N K P X_OPPER K P OPPER L KEYOR/MOUSE PORTS p KT MST MSLK KLK RN K RESERVE X_LMS R.u K JKMS KMS STKE PS ONNETOR K () KT KT L XKT L () KLK KLK XKLK L K MINIINx--ML K () MSLK MSLK XMSLK Near RTL () MST MST L XMST.u VL VL TX/RX () R. R. R TX+ TX- RX+ RX- () RXIN+ () RXIN- () TX- () TX+ U R+ R- R T- T T+ RX+ RX RX- TX- MT TX+ R X_ US p R. R..u p.u.u : RN N p R USx--K X_ VL / () *needed by RTL with V LN_WK connecter VL L SY VL VL + u LESR - X_N-S-LL LOK Micro-Star MS- ocument Number RJ & K/MS ONNETOR Last ision ate: Thursday, October, of

22 () IE[..] IE[..] IE R () IEREQ () IEIOW- () IEIOR- () IHRY () IK- () IEIRQ R R R R R R R K R.K R.K K RN RN IE I I IE IE I IE I IE IE I HRST# I IE IE I I I I IE I I I I RN I I RN IE I I I I IE IE I I I I IE IE I I I I IE IE I I I I IE IES R MIES LI LI () IES R MIES MIES R IES IES- R MIES- MIES- R IES- HEER X () IETS# MIEREQ MIEIOW- MIEIOR- MIHRY MIK- MIEIRQ () IES[..] () IES-[..] IES[..] IES-[..] R.K R K () IE[..] IE[..] (,) PIRST# () () IEREQ () IEIOW- IEIOR- () IHRY () IK- () IEIRQ IEREQ IEIOW- IEIOR- IHRY IK- IEIRQ UE M-SOI R R R R R R R K HRST# R.K R.K IE K RN RN IE I I IE IE I IE I IE IE I HRST# I IE IE I I I I IE I I I I RN I I RN IE I I I I IE IE I I I I IE IE I I I I IE IE I I I I IE MIEREQ MIEIOW- MIEIOR- MIHRY MIK- MIEIRQ IES R MIES LI LI () IES R MIES MIES R IES IES- R MIES- MIES- R IES- () IETP# R HEER X () IES[..] () IES-[..] IES[..] IES-[..] R.K MS- ocument Number IE ONNETOR Last ision ate: Monday, October, of

23 KU P X_OPPER L US- () O# R K.u R K X_LMS + E u US.u US port, connector US.u R X_K US () () () () UV- UV+ UV- UV+ T- T+ T- T+ UV- UV+ UV- UV+ N p RN RN K T- T+ L L USx--K L L T- T+ US F PLOYSW-.-S-S L US+ US N p US US port, connector RESERVE P X_OPPER () O# R K.u R K X_LMS P X_OPPER + E u.u TN TP JUS USN USP USN USP # x-:-k-s TN TP O# TN TP US JUS X_x-K TP TN.u R X_K () UV- () UV+ () UV- () UV+ N p RN RN K T- T+ L L UV- UV+ UV- UV+ T- L T+ L TN TP TN TP US P X_OPPER N p TP TN TP TN RESERVE () () () () UV+ UV- UV+ UV- UV+ UV- UV+ UV- N X_p RN K MS- ocument Number US ONNERTOR Last ision ate: Thursday, October, of

24 odec pin / p p p p p p p p u u x u u u.u+u u u x x.u x x x ->R ->x V X_P/ R.K R X_K R JSP X_YJ- N--H R X_ +V R _ +VR E u U LL-TO-m VIN VOUT E u V.u R X_.K V () REFLK R X_ R X_ p Y p U.u (,,) _SOUT (,) _ITLK (,) _SIN (,) _SYN (,) _RST# p R R R R M-pf-HS- R M.u.u V XTL_IN XTL_OUT ST_OUT IT_LK ST_IN V SYN RESET# P_EEP N N N N N N LINE_OUT_R N LINE_OUT_L V MONO_OUT PHONE_IN UX-L UX-R N N -L -_REF -R MI MI L-IN-L L-IN-R L_OUT_R L_OUT_L N N VR VR FILT FILT VREFOUT VREF V X_.u.u E u.u LINE_OUT_R () LINE_OUT_L () u- p p X_u- X_u-.u E u X L OSE TO UIO OE W R.K (,,) SPK R K R K.u.u u- u- R R K K LINE_IN_R () LINE_IN_L () p u- p R K X_p MI_ () R K R K (,) P P X_OPPER X_OPPER u- u- u- R.K R.K R.K INR ING INL J -x-k-stj -V -VR R.u _ E u u- u- R.K u- u- R R K K R.K JM R.K R MON-x-GN.K R.K R.K (,) R R R.K K K JUX UX-x-YL ocument Number OE Last ision ate: Thursday, October, MS- of

25 -VR () LINE_OUT_R u- R K.u + - U TI-TLR-SOI R K E u R LOUT_R p +VR p -VR () LINE_OUT_L u- R K + - U TI-TLR-SOI R K E u R LOUT_L p +VR p SPEKER_L SPEKER_R R R X_ X_ LOUT_L LOUT_R.u (,) () MI_ MI_ L MIF L _ SPEKER_R p p UIO P X_OPPER F.-MF-MSM-S VGON L LMS VGON () RN.K R K R.K R.K p MIIS R.K LOUT_R LOUT_L LINE_IN_R p JF MI MI_S FP_R RET_R HP_ON FP_L RET_L MI FLOUTR FLOUTL LO LINR MI LNEXTR LNEXTL LINL INTL/MSI-U.u SPEKER_R SPEKER_L LINE_IN_L p SPEKER_L () LINE_IN_R V () LINE_IN_L R K p MIF p p R K X_p GME-PHONE--ML-.u R K p N p N.u p (,) R.K R.K RN p.k RN M RX () GP () GP () GP () GP () TX () GP () GP () GP () GP () MS- ocument Number UIO & GME PORT ONNETOR Last ision ate: Thursday, October, of

26 VS -V NR MII_MIO MII_OL MII_TXLK MII_RXER MII_TX MII_TX MII_TXEN MII_RX MII_RX RESV +VUL US_O# -V +.V MII_M MII_RS MII_RXV MII_RXLK MII_TX MII_TX LN_LK MII_RX MII_RX US+ US- +V +.VUL +V +V SY (,) _ITLK (,) _SYN (,,) _SOUT (,,,) SMLK _SYN _SOUT R SMLK PRIMRY_N# R R _ITLK EE_OUT EE_SHLK SM_ SM_SL PRIMRY_N# _SYN _ST_OUT _ITLK NR- EE_IN EE_S SM_ SM_ SM_S _RESET# RESV _ST_IN _ST_IN SMT _RST# _SIN _SIN SMT (,,,) _RST# (,) _SIN () _SIN (,) p R K LOSE TO NR () S[..] () S S[..] R X_ X SELET M OR M M Open M Short S S S S S S S S S S S S S S S S S S R X_.K U PL-SMT E# OE# PGM# Q NPN-LT-S-SOT S S S S S S S S ROMS# MEMR# E S[..] ROMS# () MEMR# () R.K S[..] () ROMS# MEMR# MEMW# S S S S S S S S RN.K RN.K RN MIRO-STR INT'L O.,LT. NR ONNETOR Size ocument Number ustomms- ate: Monday, October, of R.K MEMW# () MEMWP () Normal--Low Reflash--High.K MS- ocument Number NR SLOT & FLSH MEMORY Last ision ate: Monday, October, of

27 S[..] S[..] S[..] () S[..] () RN INEX# TRK# WP# RT# MEMW# MEMR# ROMS# MEMW# () MEMR# () ROMS# () K VS R K SKHG# L.u.u _ P X_OPPER.u S S S S S S S S S S S S S S S S S S S S S S S S S S S VS () SIO_VT () SEOPEN# () VTIN () VTIN () VREF () VORE () +.VIN () +VIN () -VIN () -VIN () () FNIO FNIO () FNPWM () FNPWM () EEP () RX () TX () GP () GP () GP () GP () GP () GP () GP () GP OVT# IRRX IRTX F x-:..-k VT SEOPEN# VTIN VTIN VREF VORE +.VIN +VIN -VIN -VIN FNIO FNIO FNPWM FNPWM OVT#/SMI# EEP MSI/GP MSO/GP GSS/GP GPS/GP GPY/GP GPY/GP GPX/GP GPX/GP GPS/GP GPS/GP IRRX IRTX IRRX RVEN INEX# MO# S# S# MO# IR# STEP# WRT# WE# TRK# WP# RT# HE# SKHG# MEMW#/GP MEMR#/GP ROMS#/GP RVEN INEX# MO# X/GP X/GP X/GP X/GP X/GP X/GP X/GP X/GP S# S# MO# IR# STEP# W# WE# TRK# WP# RT# HE# SKHG# WHF X/GP X/GP X/GP X/GP X/GP X/GP X/GP X/GP X/GP X/GP LKIN PME# PILK LRQ# X/GP X/GP X/GP X/GP X/GP X/GP X/GP X/GP X/GP SERIRQ LFRME# LRESET# L L L L.u VS.u RI# # SOUT SIN TR# RTS# SR# TS# RI# # SOUT SIN TR# RTS# SR# TS# U ST# F# INIT# SLIN# ERR# K# USY PE SLT P P P P P P P P W-WHF-VF P P P P P P P P RI# () # () SOUT () SIN () TR# () RTS# () SR# () TS# () RI# () # () SOUT () SIN () TR# () RTS# () SR# () TS# () RST# () RF# () RINIT# () RSLIN# () RERR# () RK# () RUSY () RPE () RSLT () P[..] () OVT# IRTX R.K R JIR x-:-k-s THERM# THERM# (,) IRRX F O EH POWER PIN PLE ONE P LOSE TO () SIOM () GPIO () SIOPLK () LRQ# () SIRQ () LFRME# (,) PIRST# () L[..] PIRST# L[..] L L L L MS- ocument Number LP I/O HF Last ision ate: Thursday, October, of

28 Hardware Monitor VREF R RT t K R K K RT K VTIN () VTIN () R K VTIN_ () P +V -V -V R R R R R K K K K K +.VIN () VORE () +VIN () -VIN () -VIN () R K PU_TMP () R K R K R K VREF VREF () () FNPWM R G S R R.K K Q N-S-SOT G +V S SIS-S-SOT Q E u R X R.K PUF x-wh-sn N-S-LL PU FN R.K R.K FNIO () () EEP R K E LRM () Q NPN-LT-S-SOT TRL R +V () FNPWM R G S.K R K Q N-S-SOT G S Q SIS-S-SOT E u R X R.K SYSF x-wh-sn N-S-LL R.K SYSTEM FN R.K FNIO () TRL MS- ocument Number HRWRE MONITOR Last ision ate: Monday, October, of

29 N-S-LL () RST# P P P P P l ace R-PK close to LP IO R RST# RN ST# R K RN.K ST# PRN PRN PRN PRN RN.K P P P P RN PRN PRN PRN PRN () P[..] P[..] () RK# () RUSY () RPE () RSLT RK# RUSY RPE RSLT K# USY PE SLT () RF# () RERR# () RINIT# () RSLIN# RF# RERR# RINIT# RSLIN# F# ERR# INIT# SLIN# LPT N p N p N p N p p () N# () NSR# () NSIN () () NSOUT NRTS () NTS# () NTR () NRI# () N# () () NSIN NSR# () NRTS () NSOUT () NTS# () NTR () NRI# N# NSR# NSIN NRTS NSOUT NTS# NTR NRI# N# NSR# NSIN NRTS NSOUT NTS# NTR NRI# (,) P SLT PE USY K# PRN PRN PRN PRN PRN SLIN# PRN INIT# PRN ERR# PRN F# ST# P N# NSIN NSOUT NTR NSR# NRTS NTS# NRI# P l a ce -PK close to printer connector P P P X_OPPER RN RN JOM OM--GN LPT--R-I MS- ocument Number PRLLEL PORT Last ision ate: Thursday, October, of

30 +V -V N-S-LL N-S-LL () RTS# () TR# () SOUT () RI# () TS# () SR# () SIN () # RTS# TR# SOUT RI# TS# SR# SIN #.u.u U V(V) R R R R R (-V) G (V) Y Y Y RY RY RY RY RY NRTS NTR NSOUT NRI# NTS# NSR# NSIN N# NRTS () NTR () NSOUT () NRI# () NTS# () NSR# () NSIN () N# () N NTR NSIN NSOUT N# P N NTR NSIN NSOUT N# P p p P (,) N NRI# NTS# NSR# NRTS P p N NRI# NTS# NSR# NRTS p P.u U V(V) (V) () () TR# RTS# () SOUT () RI# () TS# () SR# () SIN () # RTS# TR# SOUT RI# TS# SR# SIN # R R R R R Y Y Y RY RY RY RY RY NRTS NTR NSOUT NRI# NTS# NSR# NSIN N# NRTS () NTR () NSOUT () NRI# () NTS# () NSR# () NSIN () N# () (-V) SY.u G R K NRI# NRI# X_N-S-LL R X_K X_.u R X_K E RING Q X_NPN-LT-S-SOT RING () X_N-S-LL VS RING RESERVE VS JWOL X_x-WH-HSNO R X_.u X_.K R X_.K Q E X_NPN-LT-S-SOT JMM X_x-:-K X_.u R X_.K R X_K E Q X_PNP-LT-S-SOT INTERNL MOEM WKEUP HEER MS- ocument Number SERIL PORT Last ision ate: Monday, October, of

31 .V STNY POWER TRNSLTOR (mils trace / mils space) GP X SLOT.V or.v POWER TRNSLTOR UX_OK LOK R ST- - R SY VR X_YLTS-SOT-. VIN VOUT.u R ST- - R J.u _SY.V POWER TRNSLTOR (mils trace / mils space) Q PMLU-TR--TO S.u R X_ R X_ T u _ VQ.u.u () TYPEET# E u E u Q N-S-SOT R.K G S VREF_ R R K +V + - U Q IPNL-S-TO S LMM G X_P.u E u SY N-S-LL R.K R K E u UXOK (,) + E u G X_P +V U LMM + - R R VREF_ + E u.u R _ R KST KST R VREF_ p _VI / VI_GOO +V () PS-ON (,,) PSON# R R K X_ VS R K SY POWER TRNSLTOR E u () SLP_S# Q E NPN-LT-S-SOT VS Q E R.K R.K R VS NPN-NZT-S-SOT R X_ R X_.u R.K u- +V VS.u- U VLS RV VSEN VL FULT/SEL V VS S L S ENVL ENVL VL SS VLS VTR G IMMTR VS S Q S-TO-V E u Q FNSP-S-SOT P HNNEL US VR SK--SOT-m S M VS.V E u G R.K_ p- R KST V R KST SY R KST U + - LMM +V U + - LMM.u R K R X_.K X_N-S-LL G G VS u S S Q N-S-SOT u- R K Q N-S-SOT _VI ().V/. VI_G () Q S-TO-V L INTS-HIP-SOI Q S-TO-V E u MS- ocument Number VOLTGE REGULTOR Last ision ate: Monday, October, of

32 VS R K SLP_S# () () SUXSW# (,,) PSON# R K R K E E Q NPN-LT-S-SOT PS-ON () Q NPN-LT-S-SOT K US KU F F SY Q PNP-LT-S-SOT E TTERY LOK RTV PLOYSW-.-S-S u E +.u PLOYSW-.-S-S + E X_u R K R K E X_U.U Q NPN-LT-S-SOT N-S-LL R K N-S-LL JT x-k SIO_VT () K.u N-S-LL R + X_u TOK.u TOK () R K JIOS - E n able onnow functions - lear MOS efult : - H- T hasiss Intrusion Header () SEOPEN# R M J x F o r P, use N- MS- ocument Number VOLTGE REGULTOR Last ision ate: Monday, October, of

33 TX ONNETOR (,,) PSON# SY.u p -V.u R.K VS U M-SOI (_S) X_P + T u R.K.u -PSON p -V p T +.V -V PSON -V V V.V.V V V POK VS V POWER p p- p.u p (_S) u-.u.u + p p T VS +V p R K.u U M-SOI R.K (_S) R PWRG (,) u u (,) FP_RST# FP_RST# _ U V-S-SOT _ U V-S-SOT _ U V-S-SOT () VGON VGON U V-S-SOT () ROUT () GOUT () OUT ROUT GOUT PUT R R R p p p L L L p p p O N NETOR T O P VIEW VGON VG--L-P VG_SP VG_HSYN VG_VSYN VG_SPLK P X_OPPER_ L L L L P X_OPPER_ R K R K T HSYN VSYN LK T () HSYN () VSYN () LK () VG ONNETOR P P (,) p p U V-S-SOT Micro-Star MS- ocument Number Last ision ate: Thursday, October, TX POWER VG ONNETOR of

34 () LRM RN.u N-S-LL Z UZZER-ST-d- (,,) SPK R.K E Q NPN-LT-S-SOT R HLE PLE PLE PWRSW+ HLE# FP_RST# X_p R HLE HLE# FP_RST# JFP H+ S RESET L PLE PLE JFP K KEYLOK N N H+ H- L SPEKER SLE UZ+ PLE UZ- PWSW+ SPK PWSW- RESET N R x-:-k H- PWSW+ PWSW- x-:-k FP_RST# (,) PLE PLE PWRSW+ p N-S-LL IETP# () HLE# N-S-LL IETS# () ual olor LE lock M M M M.u R R PLE R E Q NPN-LT-S-SOT () PILE R K R K E.K Q NPN-LT-S-SOT PLE (,) PWRSW+ PWRSW+.u PWRTN# (,) R K JSMI () EXTSMI# x MS- ocument Number FRONT PNEL Last ision ate: Monday, October, of

35 SY () _SIN R.K () _SIN () GPIO () SMLT# () GPIO () GPIO () GPIO () LKRUN# SMLT# GPIO GPIO GPIO LKRUN# R.K R.K R.K R.K R.K R.K R.K THERMTRIP LOK P R X_ Q X_NPN-LT-S-SOT () THERMTRIP# R X_K E R X_K SY R X_K E Q X_NPN-LT-S-SOT E R X_K Q X_NPN-LT-S-SOT VS L LK VS R X_K PR +V =VS U X_HT-SOI Q Q G R X_.K R X_K (,) PWRSW+ () IS S Q X_NS-S-SOT VQ.U.U.U.U.U.U to agp slot Micro-Star MS- ocument Number THERMTRIP IRUIT Last ision ate: Monday, October, of

36 P OTHER OMPONENT FM FM FM FM FM FM FM FM J J X_PIN* X_PIN* PU GP MH MH MH MH MH MH (,) (,) System ecoupling apacitors +V High Freq. return current decoupling E u.u.u E u.u.u.u.u.u.u.u.u p -V p p E u.u.u E u.u.u.u.u.u SY.u.u.u.u.u VS.u.u Micro-Star MS- ocument Number EOUPLING PITOR & P OTHER Last ision ate: F r i day, October, of

Cover Sheet. Block Diagram DDR SLOT DDR TERMINATOR AGP SLOT PCI SLOTS LAN CONTROLLER

Cover Sheet. Block Diagram DDR SLOT DDR TERMINATOR AGP SLOT PCI SLOTS LAN CONTROLLER over Sheet lock iagram MIN LOK EN & R LOK UFFER MS- VERSION: SIS / HIPSET Willamette/Northwood pin mp- Processor Schematics mp- INTEL PU Sockets SIS / NORTH RIE R SLOT R TERMINTOR - - SIS SOUTH RIE - PU:

More information

MS-6719 Ver:1.0. MEDION ****** Ver:0B

MS-6719 Ver:1.0. MEDION ****** Ver:0B MI VRM.x M- Ver:. MEION ****** Ver: INTEL ocket ommand ddress U ata U PU lock R IMM Terminator PU: Pentium socket- Processor ystem hipset: I(N) I() On oard Function hip: LP I/O-WHF IEEE ERE-FW LN-Realtek

More information

Cover Sheet Block Diagram MAIN CLOCK GEN DDR CLOCK BUFFER mpga478-b INTEL CPU Sockets DDR SLOT DDR TERMINATOR SIS 961A SOUTH BRIDGE AC'97 CODEC

Cover Sheet Block Diagram MAIN CLOCK GEN DDR CLOCK BUFFER mpga478-b INTEL CPU Sockets DDR SLOT DDR TERMINATOR SIS 961A SOUTH BRIDGE AC'97 CODEC Last chematic Update ate: // M- VRION: I / HIPT Willamette/Northwood pin mp- Processor chematics over heet lock iagram MIN LOK N R LOK UFFR mp- INTL PU ockets - I / NORTH RI - PU: Willamette/Northwood

More information

MS Version 0A 06/21/2001 Update. CPU: Willamette/Northwood mpga-478b Processor. System Brookdale Chipset:

MS Version 0A 06/21/2001 Update. CPU: Willamette/Northwood mpga-478b Processor. System Brookdale Chipset: over lock iagram GPIO Spec. lock Y & T IE ONNETORS MS- Version // Update INTEL (R) rookdale hipset Willamette/Northwood pin mpg- Processor Schematics mpg- INTEL PU Sockets - INTEL rookdale MH -- North

More information

Clock Gen. CPU Clock. CPU Clock. NB Clock. NB Clock NB ZCLK NB ZCLK SB ZCLK SB ZCLK. AGP Clock. AGP Clock. PCI Clock. PCI Clock. USB Clock.

Clock Gen. CPU Clock. CPU Clock. NB Clock. NB Clock NB ZCLK NB ZCLK SB ZCLK SB ZCLK. AGP Clock. AGP Clock. PCI Clock. PCI Clock. USB Clock. M- Ver:.0 VRM 0 ocket F00//00 ata U ddress U ommand PU lock R IMM Terminator PU: Pentium socket- Processor ystem hipset: IFX(N) IL() On oard Function hip: LP I/O-WHF LN-roadcom M0/0 udio odec-realtek L0

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

VIA Apollo ProMedia Board Schematics

VIA Apollo ProMedia Board Schematics VI pollo ProMedia oard Schematics 0TF TITLE SHEET No. OVER SHEET SOKET 0 PROESSOR, NORTH RIGE VT0/, SOUTH RIGE VT/, LOK SYNTHESIZER GTL+ US N PULL UP RESISTORS SRM IMM SLOTS / 0 PI SLOT & PI SLOT PI SLOT

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

MS INTEL (R) Brookdale Chipset System Brookdale Chipset: On Board Chipset: (OPTION) Standard: 2 Channel S/W Audio-Realtek ALC201A

MS INTEL (R) Brookdale Chipset System Brookdale Chipset: On Board Chipset: (OPTION) Standard: 2 Channel S/W Audio-Realtek ALC201A over lock iagram GPO Spec. lock Y & T E ONNETORS MS- Version NTEL (R) rookdale hipset. Willamette/Northwood pin mpg- Processor Schematics mpg- NTEL PU Sockets NTEL rookdale MH -- North ridge NTEL H --

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

QUANTA COMPUTER INC. (March/31/2003) Rev : E POWER 12V_HDD & AGP(VDDQ) POWER - DDR & 2.5V SYSTEM POWER POWER DISCHARGE POWER CORE

QUANTA COMPUTER INC. (March/31/2003) Rev : E POWER 12V_HDD & AGP(VDDQ) POWER - DDR & 2.5V SYSTEM POWER POWER DISCHARGE POWER CORE QUNT OMPUTR IN. (March//) Rev : PG ontent PG ontent over Page System lock iagram SOKT - SOKT - SOKT - - (Host/GP) - (Memory for R) - (HyperZip/VG/Misc.) - (Powers) - (PI/I/HyperZip) - (Misc. Signals) -

More information

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface. S J TXR0 TXR TXR TXR[:0] TXR TXR LK TX[:0] TX0 TX TX0 TX TX TX TX TX TX TX TX TX TX TX TX TX R 0K R 0K J J0 PIV R 0K TXPR R0. H/E0 H/E H/E TXLV TXSO J J HRST HLK HPERR HGNT HISEL HEVSEL HSTOP HTRY HIRY

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

557 V.2.0 Sideband Bus

557 V.2.0 Sideband Bus V.. Sideband us Pentium-M PU lock en. PE RT,V,V VP RT PE PE Thermal PE, lock uffer PE HRER &SELETOR PE T.LOW PE LVS PE TV-OUT RT PE Video ridge SiS LV PE Memory us orth ridge SiS MX PE,,, R IMM & On oard

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14 A ISIONS ZONE LTR ESRIPTION ATE APPROVE A INITIAL RELEASE --_0:0 J 0 0 0,,,, AF JP PAR [:0] ON PIV 0 SO LAV EN LK PHYS M LK STAT_A M0 M R R R R R R R 0K J J AR AR[:0] AR AR AR AR0 AR AR[:0] AR AR AR AR0

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160 Service Service Service W-V0 0-0 Product Service Group udio Service Information lready published Service Informations: ORRTION TO SRVI MNUL elow are corrections to the circuit diagram parts list: OMI OR

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

PCnet-FAST+ Am79C PQFP

PCnet-FAST+ Am79C PQFP NOTE: Place bypass caps close to power pins. EEPROM Pnet-FST+ m 0 PFP EEPROM Revision ate rawn omments 0 S Initial Release. NetPHY-LP LT Reference esign 0// S // // RF NetPHY-LP_LT_ Wednesday, ugust, NetPHY-LP

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP MU ROOTIS / ORO MU_NRESET R_[0..] R_[0..] R_ R_ R_ R_ R_ R_0 R_0 R_ R_ R_ R_ R_ R_ OTG_S_VUS OTG_S_N OTG_S_P OTG_S_I OTG_S_O OTG_S_PWR OTG_S_I OTG_S_N OTG_S_P OTG_S_O OTG_S_VUS UT_USER UT_USER SW_USER

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5. lock iagram I R Select I/SPI Mode Select MLK Source ommunication PG. US to I/SPI IS Signals PG. nalog Inputs PG. IS Interface Line-In / Microphone nalog Outputs PG. Headphone SGTL PG. igital Header P PSI

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

Am186CC and Am186CH POTS Line Card

Am186CC and Am186CH POTS Line Card RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to

More information

3JTech PP TTL/RS232. User s Manual & Programming Guide

3JTech PP TTL/RS232. User s Manual & Programming Guide JTech PP-00 TTL/RS User s Manual & Programming Guide Revision. J Tech o., Ltd. Fu-Hsing N. Rd., F Taipei, Taiwan Tel: +--00 9 info@jtech.com.tw JTech (J Eng.), Inc. E. Valley lvd., Suite ity of Industry,

More information

Preface. Notebook Computer D610S/D620S/D630S. Service Manual. Preface

Preface. Notebook Computer D610S/D620S/D630S. Service Manual. Preface Preface Notebook omputer D0S/D0S/D0S Service Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained herein

More information

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O THIS RWING IS THE PROPERTY OF NLOG EVIES IN. IT IS NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR USE IN FURNISHING INFORMTION TO OTHERS, OR FOR NY OTHER PURPOSE ETRIMENTL TO THE INTERESTS OF NLOG EVIES.

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

DDR DRAM 100/133MHZ 2X. Hyper Zip BUS 66MHZ 4X HDD/OPTICAL DEVICE. page 20 ATA 100/133. AC97 CODEC & AMPLIFIER page 21 AC_LINK USB2.0.

DDR DRAM 100/133MHZ 2X. Hyper Zip BUS 66MHZ 4X HDD/OPTICAL DEVICE. page 20 ATA 100/133. AC97 CODEC & AMPLIFIER page 21 AC_LINK USB2.0. OKET PENTIUM -M PE,, HOT U MHZ X Y POWER L IPLY page VIEO RIE ILV RT IPLY page NORTH RIE I PE,,, /MHZ X R RM PE, PU POWER R POWER +V +V +V JK & HIP IL MX HRER page page page PEN TV OUT page page V U MHZ

More information

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31] V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH

More information

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND TP RN V_ORE N_ N TP LKORY_ N_ LKORY S S_ TP RE TP LU EUT_ VP SLK SLK V V_E VIOLET TP VP XTL XTL R LKORY_ RN R TP LKORY_ N_ TP LKORY_ N_ LKORY S S_ RE TP LU EUT_ TP VP SLK V V_E VIOLET TP VP XTL XTL RN

More information

MS6721 VERSION:100. CPU: Willamette/Northwood mpga-478b Processor

MS6721 VERSION:100. CPU: Willamette/Northwood mpga-478b Processor over Block Diagram MAIN LOK GEN & DDR LOK BUFFER mpga-b INTEL PU Sockets SIS GL NORTH BRIDGE DIMM SLOT AUDIO ODE SIS L SOUTH BRIDGE LAN ONTROLLER (RTLBL MII PHY) PI SLOTS ( PI - ) KB/MS onnector & FAN

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1 header). Also used on IO Matrix (IOMx) NXP VKIT-SZV Table of ontents 0 LOK IGRM N NOTS 0 I/O Headers 0 Power/MU 0 Peripherals 0 US/OSM Revisions Rev escription esigner ate X Initial raft 00 Release 0/0/ X hanged MU to SZV 0// U T I O N : This

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient

More information

Power. Video out. LGDC Subsystem

Power. Video out. LGDC Subsystem Power LE_UX# LG Evaluation System: Mainboard Revision: P Reference I: 00 # Video out LG Subsystem _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I/O ISP_LK I[..0] ISP_[..0]

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE -0 Power us and Switches V OR V JK RIK VINT VINT JK

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

SiS964/ 964L CPU-LGA775. SiS661GX /661FX /648FX/ 648C AGP SLOT DIMM1 VGA DIMM2. PCI Slot 1. PCI Slot 2 LAN PHY. PCI Slot 3. AC'97 Audio Codec IDE 1

SiS964/ 964L CPU-LGA775. SiS661GX /661FX /648FX/ 648C AGP SLOT DIMM1 VGA DIMM2. PCI Slot 1. PCI Slot 2 LAN PHY. PCI Slot 3. AC'97 Audio Codec IDE 1 PU-L Note: o not include the schematic when create netlist. Host us P LOT V P U P U ix /FX /FX/ R RM IMM IMM PI lot PI lot PI lot IE MuTIOL i/ L LN PHY ' udio odec IE TX KEYOR /MOUE FN FN P/ FN ONTROL

More information

2004 Lexus LS 430 V8-4.3L (3UZ-FE) Vehicle > Powertrain Management > Diagrams > Electrical - Interactive Color (Non OE) Engine Controls - Page 1 of 7

2004 Lexus LS 430 V8-4.3L (3UZ-FE) Vehicle > Powertrain Management > Diagrams > Electrical - Interactive Color (Non OE) Engine Controls - Page 1 of 7 //0 Engine ontrols (Powertrain Management) - LLDT 00 Lexus LS 0 V-.L (UZ-E) Vehicle > Powertrain Management > Diagrams > Electrical - Interactive olor (Non OE) Engine ontrols - Page of https://my.alldata.com/repair/#/repair/article/0/component//itype//nonstandard/00

More information

POWER Size Document Number Rev Date: Friday, December 13, 2002

POWER Size Document Number Rev Date: Friday, December 13, 2002 R0 [ /W 0 0.00uF/00V - D0 KP0M L0 L D0 N 0 00uF/00V 0 0.uF R0 M [ /W R0 M [ /W R0 M [ /W R0 M [ /W 0 0.00uF/KV D0 PS0R 0 0uF R0 00K [ W D0 FR0 R0 0 [ /W O O T0 O,, POWER X'FMR 0, D0 DQ0 R [ /W 0.00uF/00V

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

Cover Sheet 1 Block Diagram 2 GPIO SPEC. AMD K8 -> 754 PGA Socket 4,5,6 Clock Synthesizer

Cover Sheet 1 Block Diagram 2 GPIO SPEC. AMD K8 -> 754 PGA Socket 4,5,6 Clock Synthesizer MS- VER:0 *M PG K-Processor (R 00) *VI KM00 *VI VTR(GP X / VLink X) *Winbond THF LP I/O Page over lock iagram GPIO SPE M K -> PG Socket,, lock Synthesizer System Memory R IMM & *VI VT0L 0/00 ase-t LN *US.0

More information

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45 ON Y Pb Pr is(smk,sk,slrk,s) MP U V V pin con to Mainboard IR MI MI U WM SMK,SK,SLRK MII_(ST) URT JTG con U ML-H SPI FLSH U MXL-G U NN FLSH KFGU Gb SL +.V/. POR LO U +.V RJ RMII Eth PHY U LN US HOST RMII

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

HIgh Voltage chip Analysis Circuit (HIVAC)

HIgh Voltage chip Analysis Circuit (HIVAC) ate: esigner: RWING NO: SLE: SHEET: OF TOP MK HIgh Voltage chip nalysis ircuit (HIV) March H_I_RSEL H_I_RSEL H_I_SEL H_I_ H_I_ H_I_ H_I_SEL H_I_SW H_I_S H_I_S H_I_S H_I_P H_I_P H_I_P H_I_P H_I_PSH H_I_PSL

More information

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please

More information

Power. I/O Extensions. CPU Extensions. JADE-D Subsystem

Power. I/O Extensions. CPU Extensions. JADE-D Subsystem XXSvideo- Revision: P. Power WI V_ORE_PG WI V_ORE_PG Reference I: 00 # WI PU Extensions HOST_SPI[..0] SPI_0[..0] PU_[..] PU_[..0] MEM_TRL[..0] MEM_RY VIN0_[..0] HOST_SPI[..0] S PI_0[..0] PU_[..] PU_[..0]

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1 SI_x_NLG_H_[:] P P SI_x_SPI_MISO SI_x_SPI_MOSI SI_x_SPI_LK SI_x_SPI_S FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_

More information

SM XBEE MODULE XBEE SMT MODULE NC GND GND RF_SELECT VCC COMM/AD0/DIO0 AD1/DIO1 DOUT/DIO13 AD2/DIO2 DIN/CONFIG/DIO14 DIO12 AD3/DIO3 RESET RTS/DIO6

SM XBEE MODULE XBEE SMT MODULE NC GND GND RF_SELECT VCC COMM/AD0/DIO0 AD1/DIO1 DOUT/DIO13 AD2/DIO2 DIN/CONFIG/DIO14 DIO12 AD3/DIO3 RESET RTS/DIO6 0 ONI N RST SW T00Q R 0 X_V R0 TI TMS T TO R IN T R V P TSW0 0 urrent Testing TSW00S P R OUT IO RSSI_PWM PWM X_V 0 0u/0V R R R R R R TR/PIN_SP 0u 00n p.p X_OUT X_IN X_IO X_RST X_PWM X_/MS_X X_TR/PIN_SP

More information

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13 Table of ontents Title lock iagram KEZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Initial raft Revisions. Remove Motor ontrol onnector J. Remap J, J, J, J pinout. dd one series resister

More information

VISE (MS-6715) Intel (R) Springdale (GMCH) + ICH5 Chipset Intel Northwood & Prescott mpga478b Processor

VISE (MS-6715) Intel (R) Springdale (GMCH) + ICH5 Chipset Intel Northwood & Prescott mpga478b Processor over Sheet lock iagram Revision History - ntel mpg PU - Signals ntel mpg PU - Power ntel Springdale - Host Signals ntel Springdale - Memory Signals ntel Springdale - GP & LT Signals ntel H - P & E & Signals

More information

XBee Interface Board XBIB-U-DEV TH/SMT Hybrid

XBee Interface Board XBIB-U-DEV TH/SMT Hybrid 0 ONI N RST V X_V P ONRVSM00 X_V Populate jumper to switch rf output to onboard RPSM P TSW00S SW T00Q SW T00Q R 0 X_V R0 TI TMS T TO R IN T R P TSW0 0 0 urrent Testing TSW00S P R OUT IO RSSI_PWM PWM TR/PIN_SP

More information

Revision History. EFR32 Mighty Gecko Dual PHY Radio Board. 2.4 GHz 13dBm / MHz 14 dbm, DCDC to PAVDD. Board Function Page. Rev.

Revision History. EFR32 Mighty Gecko Dual PHY Radio Board. 2.4 GHz 13dBm / MHz 14 dbm, DCDC to PAVDD. Board Function Page. Rev. EFR Mighty Gecko ual PHY Radio oard. GHz dm / 868-9 MHz dm, to PV oard Function Page Title Page History Rev. escription. GHz RF, ntenna & Power 00 Prototype version. SubGHz RF, ntenna & Power EFR, PRO

More information

THAT Corporation. QSC Digital Cinema Monitor DCM-2/DCM-3 Monitor Board

THAT Corporation. QSC Digital Cinema Monitor DCM-2/DCM-3 Monitor Board anyone without the written permission of THT orporation. escription ate 00 Released // 0 Per EO # /0/ pproved ataports,,, -00.SH VMON & IMON Input Select of -00.SH UNLESS OTHERWISE NOTE: ataports E,F,G,H

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

GIGABYTE GA-6OXT Reference Schematics

GIGABYTE GA-6OXT Reference Schematics E GIGYTE G-OXT Reference Schematics Revision :.0 TITLE OVER SHEET INTEL PIII SOKET-0 GMH (INTEL EP ) SRM SOKET (IMM,IMM,IMM) GP SLOT IH (INTEL 0) LOK SYNTHESIZER PI SLOTS ( PI,PI,PI,PI,PI ) FWH ( SST SL00

More information

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT LTER YLONE III EP evelopment & Education OR SHEMTI ONTENT PGE TOP MEMORY OVER PGE, TOP SRM,FLSH 0 ~ 0 0 ~ 0 ISPLY VG, LE, SEGMENT 0 ~ 0 IN/OUT LOK, PS, RS, UTTON, SWITH, ONNETOR,S R 0 ~ FPG yclone II EP

More information

Model Name: 8I945GMF. Revision 1.0

Model Name: 8I945GMF. Revision 1.0 Model Name: IGMF SHEET TITLE Revision.0 SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT

More information

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0 0 - limentacion 0 - onector Externo 0 - daptacion Puerto Serie 0 - Modem SIM00 TT_VOLTGE VN_ TX TX_U RX_GSM RX_GSM HRGE_STTUS P. RX RX_U TX_GSM TX_GSM ST_ ST_ P. P. P. P. R 0 R 0 TR_U RI_U TR_GSM TR_GSM

More information

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2 --00_: RV;E,F,G,H,J,K,L,M,N,P,R V;H,H,J,J,K,K,L,L,M,M,N,N,P,P V;,,,,,,,E,E,F,F,G,G SMOE MOE S EXP EXP EXP0 HIPI HIIPI HIPI HIPI0 EXTFILTER GN_ GN_0 IN- IN+ EN- EN+ VREF V_ES N RY PLK PULK LK SYN SYN SYN

More information