Revision History. EFR32 Mighty Gecko Dual PHY Radio Board. 2.4 GHz 13dBm / MHz 14 dbm, DCDC to PAVDD. Board Function Page. Rev.
|
|
|
- Howard Bruce
- 5 years ago
- Views:
Transcription
1 EFR Mighty Gecko ual PHY Radio oard. GHz dm / MHz dm, to PV oard Function Page Title Page History Rev. escription. GHz RF, ntenna & Power 00 Prototype version. SubGHz RF, ntenna & Power EFR, PRO Signal ssignments WSTK onnectors & oard I 0 First release version. Updated pin mapping. Updating L value. hanged P P SHEMTI esigned: pproved: <Orgddr> <Orgddr> OM oc No: <age ode> esign reated ate: Monday, pril 0, 0 EFRMG ual PHY 00/868/9 MHz Radio Title Page ocument number R reated ate Monday, pril 0, 0 Modified ate Friday, ugust 6, 06 of 0
2 ntenna & Radio Interface High Frequency rystal HFXTL_P HFXTL_N X 8.MHz HFXTL_N 0 U EFRMGPF6GM8 RF rystal HFXI RF I/O GRF_IOP 7 L N8. GHz matching network L N0 R T Low Frequency rystal RFV HFXTL_P HFXO GRF_ION 6 P0 P0 INVERTE_F LFXTL_N L0 LM8G60SN 0 00P 0 0P PV L0 LM8G60SN 06 0N 07 0P 9 8 RF nalog Power RFV P Power PV Ground RFVSS PVSS R P0 U.FL X LFXTL_P.768kHz RF Shielding SH0 RF SHIEL OVER SH00 RF SHIEL FRME Power & ecoupling PV onfiguration 0 0U U L00 F0W R00 R RIO_#RESET 0U 0N U 9 U EFRMGPF6GM8 Reset RESETn igital Supply VREGV nalog Supply V I/O Supply IOV Unused Pins N / Regulator VREGSW 8 igital Regulator V 0 igital Logic EOUPLE Ground VREGVSS 7 VSS_P 0 L0 U7 6 U 9 00N 8 U RFV V R0 R Power onfig to PV V R0 R Power onfig to PV PV SHEMTI esigned: pproved: <Orgddr> <Orgddr> OM oc No: <age ode> esign reated ate: Monday, pril 0, 0 EFRMG ual PHY 00/868/9 MHz Radio o. GHz RF, ntenna & Power ocument number R 0 reated ate Modified ate Monday, pril 0, 0 Friday, ugust 6, 06 of
3 ntenna & Radio Interface - Sub-GHz SGPV onfiguration Power onfig Power onfig to SGPV to SGPV R R V R R SGPV L0 LM8G60SN U 0 00N 08 P RF crystal 09 00P X 0.MHz U Si68 V V XIN XOUT X N EP TXRMP 7 TX RXN RXP VIS L 0N P matching LN balun LR 8N L0.N P R R P LR N 0.7P LM 6.N LM N Filter LM N M P LM N M P 68P SM P TP RF_TEST_POINT ntenna connector SGPV Filtering SGPV L0 LM8G60SN.U Radio SPI & GPIO U Si68 68P VIS RF_NSEL RF_SLK RF_MOSI RF_MISO RF_NIRQ RF_SN NSEL SLK SI SO NIRQ SN RF_GPIO0 RF_GPIO RF_GPIO RF_GPIO GPIO0 GPIO GPIO GPIO SHEMTI esigned: pproved: <Orgddr> <Orgddr> OM oc No: <age ode> esign reated ate: Monday, pril 0, 0 EFRMG ual PHY 00/868/9 MHz Radio o SubGHz RF, ntenna & Power ocument number R 0 reated ate Modified ate Monday, May, 06 Friday, ugust 6, 06 of
4 EFR Pin Mapping EFR I/O Port Pins RIO_P[..0] RIO_P[..] RIO_P0 US0_TX#0 EXP_HEER WSTK_P9 RIO_P US0_RX#0 EXP_HEER WSTK_P RIO_P US0_LK#0 EXP_HEER WSTK_P0 RIO_P US0_S#0 EXP_HEER WSTK_P RIO_P US_S# WSTK_P RIO_P WSTK_P6 FLSH_SS RIO_P FR_LK#6 WSTK_P8 RIO_P FR_OUT#6 WSTK_P0 RIO_P FR_FRME#6 WSTK_P RIO_P RIO_P LFXTL_P LFXTL_N WSTK_P[..0] WSTK_P9 WSTK_P WSTK_P0 WSTK_P WSTK_P6 WSTK_P8 WSTK_P0 WSTK_P VOM.TX_MOSI VOM.RX_MISO VOM.#TS_SLK VOM.#RTS_#S VOM_ENLE PTI.LK PTI.T PTI.SYN WSTK_F WSTK_F WSTK_F[..0] TP_VOM_TX_MOSI TP_VOM_RX_MISO TP_VOM_TS_SLK TP_VOM_RTS_S RIO_P[..0] RIO_P[..] RIO_P0 RIO_P RIO_P RIO_P RIO_P RIO_P RIO_P RIO_P RIO_P RIO_P RIO_P U EFRMGPF6GM8 P0 / P / P / P / P / P / P / P / P / P / LFXTL_N P / LFXTL_N RIO_P[..6] RIO_P[..6] RIO_P6 RIO_P7 RIO_P8 Serial resistors on SPI interface to mitigate any signal integrity issues that might arise when an unknown load is connected to the expansion header. RP US_TX# US_RX# US_LK# EXP_HEER6 EXP_HEER EXP_HEER8 WSTK_P WSTK_P WSTK_P FLSH_MOSI FLSH_MISO FLSH_SLK RF_SLK RF_MISO RF_MOSI WSTK_P WSTK_P ISP_SI ISP_SLK WSTK_F RIO_P[..0] RIO_PF[7..0] RIO_P6 RIO_P7 RIO_P8 RIO_P9 RIO_P0 RIO_P RIO_P0 RIO_P RIO_P RIO_P RIO_P RIO_P RIO_PF0 RIO_PF RIO_PF RIO_PF RIO_PF RIO_PF RIO_PF6 RIO_PF P6 / P7 / P8 / P9 / P0 / P / P0 P P P P P PF0 / PF / PF / PF / PF / PF / PF6 / PF7 / RIO_P9 US_S# EXP_HEER0 WSTK_P7 RIO_P0 I0_SL# EXP_HEER WSTK_P RIO_P I0_S#6 EXP_HEER6 WSTK_P RIO_P[..0] RIO_PF[7..0] RIO_P0 RIO_P RIO_P RIO_P RIO_P RIO_P LETIM0_OUT0# US_S#9 R0 R0 SENSOR_ENLE RF_GPIO0 RF_GPIO RF_GPIO RF_GPIO RF_NSEL RF_NIRQ RF_SN WSTK_P9 WSTK_P0 WSTK_P WSTK_P WSTK_P WSTK_P WSTK_P7 RIO_PF0 G_SWLK#0 WSTK_P RIO_PF G_SWIOTMS#0 WSTK_P6 RIO_PF G_SWO#0 / G_TO#0 WSTK_P8 RIO_PF G_TI#0 EXP_HEER WSTK_P0 RIO_PF EXP_HEER WSTK_P8 RIO_PF WSTK_P RIO_PF6 EXP_HEER7 WSTK_P RIO_PF7 EXP_HEER9 WSTK_P6 WSTK_P WSTK_P7 WSTK_P9 WSTK_P9 WSTK_P WSTK_P WSTK_P WSTK_P WSTK_P6 WSTK_P8 WSTK_P0 WSTK_P8 WSTK_P WSTK_P WSTK_P6 R0 RIO_#RESET R06 ISP_EXTOMIN ISP_SS ISP_ENLE WSTK_F EUG.TK_SWLK EUG.TMS_SWIO EUG.TO_SWO EUG.TI UIF_LE0 UIF_LE UIF_UTTON0 UIF_UTTON EUG.RESET 07 00N WSTK_F WSTK_F WSTK_F WSTK_F WSTK_F WSTK_F WSTK_F WSTK_F WSTK_F WSTK_F WSTK_F TP_EUG_TK_SWLK TP_EUG_TMS_SWIO TP_EUG_TO_SWO TP_EUG_TI TP_EUG_RESET Serial Flash FLSH_MOSI FLSH_SLK R0 0K FLSH_SS SHEMTI esigned: pproved: <Orgddr> <Orgddr> OM oc No: <age ode> esign reated ate: Monday, pril 0, 0 U00 E SI / SIO0 SO / SIO SLK S# E WP# / SIO RESET# / SIO MXR80F FLSH_MISO U00 V 00N MXR80F EFRMG ual PHY 00/868/9 MHz Radio o EFR, PRO I/O Port onnection ocument number R 0 reated ate Modified ate Wednesday, pril, 0 Friday, ugust 6, 06 of
5 WSTK onnectors WSTK_P[..0] WSTK_P6 WSTK_P8 WSTK_P0 WSTK_P WSTK_P WSTK_F WSTK_F WSTK_F WSTK_F US_VUS V V P WSTK_P7 WSTK_P9 WSTK_P WSTK_P WSTK_P WSTK_F WSTK_F WSTK_F WSTK_F WSTK_F WSTK_F WSTK_F US_VREG WSTK_P0 WSTK_P WSTK_P WSTK_P6 WSTK_P8 WSTK_P0 WSTK_P WSTK_P WSTK_P6 WSTK_P8 WSTK_P0 WSTK_P WSTK_P WSTK_P6 WSTK_P8 WSTK_P0 WSTK_P WSTK_P _IN P WSTK_P WSTK_P WSTK_P WSTK_P7 WSTK_P9 WSTK_P WSTK_P WSTK_P WSTK_P7 WSTK_P9 WSTK_P WSTK_P WSTK_P WSTK_P7 WSTK_P9 WSTK_P WSTK_P WSTK_P WSTK_F[..0] OR_I_SL OR_I_S WSTK Power ecoupling oard Identification Test Points _IN 0 00N 0 00N 0 0U R0 OR_I_S OR_I_SL V U00 6 S SL 0 7 WP 0 V R00 0K OR_I_WP U00 VSS V 8 0 V 00 00N TPJ TPJ TPJ TPJ TPJ7 TPJ TPJ9 TPJ0 TP_EUG_TMS_SWIO TP_EUG_TK_SWLK TP_EUG_TO_SWO TP_EUG_TI TP_EUG_RESET V V TPJ TPJ6 TPJ7 TPJ8 TPJ TPJ TPJ6 TP_VOM_TX_MOSI TP_VOM_RX_MISO TP_VOM_TS_SLK TP_VOM_RTS_S OR_I_SL OR_I_S OR_I_WP TPJ TPJ TPJ8 TPJ9 TPJ0 SHEMTI esigned: pproved: <Orgddr> <Orgddr> OM oc No: <age ode> esign reated ate: Monday, pril 0, 0 EFRMG ual PHY 00/868/9 MHz Radio o WSTK onnectors & oard I ocument number R 0 reated ate Modified ate Tuesday, pril 0, 0 Friday, ugust 6, 06 of
EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface
EFM US Type- 0 W harger History oard Function Title Page EFM & User Interface oard Power Page Rev. escription 00 Prototype version. 0 Initial release version. VUS Voltage Regulator ebug MU ebug Misc. P
Revision History. EFM32 Wonder Gecko MCU Plugin. Rev. Description. Board Function. Page. EFM32 Wonder Gecko MCU Plugin Board
EFM Wonder Gecko MU Plugin oard Function Page History Rev. escription Front Page EFM Microcontroller Initial Version. Imported from GG MU Plugin oard. EFM Power EFM onnectors Signal ssignments # Signal
Revision History. EFM32PG12 Pearl Gecko STK. Description. Board Function Page. EFM32PG12 Pearl Gecko Starter Kit. Title Page 1.
EFMPG Pearl Gecko STK oard Function Page Title Page User Interface Rev. 00 History escription Initial release EFM Signal ssignments 0 hanged to rev of EFM EFM Power EFM I/O STK oard ontroller dvanced Energy
EFM32 Tiny Starter Kit. EFM32 Tiny Starter Kit. Revision History. Page. Board Function. Rev. Description. Title Page 1 A00.
oard Function Page Title Page User Interface Rev. 00 History escription Initial Release Signal ssignments EFM I/O 0 Swapped L-com pins dded Resistor R0 EFM Power 0 hanged R, R to lower values L Power +
Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz
V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion
Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode
Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM
Quickfilter Development Board, QF4A512 - DK
Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U
HF SuperPacker Pro 100W Amp Version 3
HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project
Reference Schematic for LAN9252-HBI-Multiplexed Mode
Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM
THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia
MicroL MicroLon.Sch Timers_nalog Timers_nalog.Sch IO ufferingsch IO uffering.sch Power Supply Power Supply.Sch Mitsubishi ackplane oard ate: THE UNIVERSITY OF NEWSTLE University rive allaghan NSW 0 ustralia
X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies
Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested
PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]
![PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]](/thumbs/77/75221431.jpg "PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]")
STTTW STTLKW POW[:0] PTW[:0] SYNHW PLKW Sheet_ STTTS STTLKS POS[:0] PTS[:0] SYNHS PLKS Sheet_ Spareates PLKS SYNHS PTS[:0] POS[:0] STTLKS STTTS MLKS MTS Sheet_ PLKW PLKS SYNHW SYNHS PTW[:0] PTS[:0] POW[:0]
B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History
0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00
Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11
Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &
S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.
Title Page lock iagram MU & rduino Headers OSM & Power Supply On-board Peripherials Revisions Rev escription ate -Jun- V.0 -Feb- pproved Microcontroller Product Group 0 William annon rive West ustin, T
Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:
Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and
L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE
LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE
EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system.
P-M-IO igital IO Module User Manual This document contains information on the IO digital IO module for the RS P system. Version v.0, 0/0/00 P-M-IO Manual ontents. igital IO Module. igital Outputs.... Using
8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1
isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty
nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev.
nrf0-mk V.0 n Open-Source, Micro evelopment Kit for IoT pplications using the nrf0 So Revision History Function escription Page Rev. escription Title Sheet V.0 The First Release Power Supply US.0 Hub PLink
CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-
SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_
SVS 5V & 3V. isplsi_2032lv
PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf
AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index
XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please
Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information.
PGE PGE X00 & X00 hip H/W onfiguration Pins MHz rystal RJ- onnector o H ebugger onnector I onfiguration EEPROM (T0) Power and y-pass apacitors Serial us Schematic: I : I EEPROM SPI : T EEPROM (optional)
05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0
0 - limentacion 0 - onector Externo 0 - daptacion Puerto Serie 0 - Modem SIM00 TT_VOLTGE VN_ TX TX_U RX_GSM RX_GSM HRGE_STTUS P. RX RX_U TX_GSM TX_GSM ST_ ST_ P. P. P. P. R 0 R 0 TR_U RI_U TR_GSM TR_GSM
FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.
[K-] K- K Evaluation oard Rev.0 GENERL ESRIPTION The K- is an evaluation kit for the K; a digital signal processor (SP) with channels digital data interface. It realizes an easy evaluation of the audio
HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.
0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI
2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM
Table of ontents Notes MS0LGLK Touch Sensors Touch Sensors Power OSM US OM L Revisions Rev escription X First raft X Replaced, M RN with sigle resistors Updated Power section Swapped LE_ER, with ER, to
Generated by Foxit PDF Creator Foxit Software For evaluation only.
I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software
PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]
![PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]](/thumbs/87/96361917.jpg "PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]")
V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH
RTL8211DG-VB/8211EG-VB Schematic
RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG
Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page
Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient
XIO2213ZAY REFERENCE DESIGN
XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE
FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13
Table of ontents Title lock iagram KEZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Initial raft Revisions. Remove Motor ontrol onnector J. Remap J, J, J, J pinout. dd one series resister
REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK
REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown
Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header
esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use
For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!
JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z
3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)
NXP VKIT-SZV Table of ontents 0 LOK IGRM N NOTS 0 I/O Headers 0 Power/MU 0 Peripherals 0 US/OSM Revisions Rev escription esigner ate X Initial raft 00 Release 0/0/ X hanged MU to SZV 0// U T I O N : This
Renesas Starter Kit for RL78/G13 CPU Board Schematics
Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port
J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET
GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP
KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power
KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO
Channel V/F Converter
00 Wesbrook Mall Vancouver,.., anada VT - 0 -Nov-000 :: H:\0\sheet_.SH wg. No.: ate: File: Revision: Sheet of Time: 0 hannel V/F onverter wg List: rawn y: P. ennett isk: 0 0 0 J IN+ IN- IN+ IN- IN+ IN-
DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.
R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H
LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM
MU LE POWER STGE MU MX LI LI_TX LI_RX THERMISTOR- MX_RX MX_TX MX_E MX_/RE EN_ EN_ EN_ EN _ V LE Power Stage LE POWER STGE LE+ LE- LE+ LE- R R 0 J 0 Way 0 LI_TX LI_RX MX_RX MX_TX MX_E MX_/RE V LE Power
A Power, JTAG, LEDs FPGA_TCK FPGA_TDO FPGA_TMS FPGA_TRST FPGA_TDI nanofip_misc.sch
opyright ERN. This documentation describes Open Hardware and is licensed under the ERN OHL v... You may redistribute and modify this under the terms of the ERN OHL v... (http://ohwr.org/ernohl). This documentation
VCC 21 VCC 52 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD
POWER ELETRONIS **- Switching Power Regulation** V and.v outputs are isolated from High Voltage, but not each other Isolated Power Supply power.sch FTI US URT FTI US URT ftdi_uart.sch SLOOP_TRL HRG_TRL
All use SMD component if possible
R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off
VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD
POWER ELETRONIS **- Switching Power Regulation** V and.v outputs are isolated from High Voltage, but not each other Isolated Power Supply power.sch FTI US URT FTI US URT ftdi_uart.sch Safety Loop Wiring
FREEDOM KL25Z. 1 Title 2 Block Diagram 3 KL25Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 04/10/12 M.
Table of ontents Title lock iagram KLZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Revisions Initial raft ate 0/0/ pproved M. NORMN Release to production 0/0/ M. NORMN X hanges made
Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09
Table of ontents Notes F & PL MRM, S & SFLSH OPTIONL PORT Rev X0 escription onvert into FSL template Revisions X ll parts FL //0 X Replaced U with the correct part //0 X X Replaced some components with
LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3
MU THERMISTOR- MU LI_RX LI_TX LI_RX LI_TX MX_TX MX_RX MX_/RE MX_E MX_TX MX_RX MX_/RE MX_E MX_LI +.V_MU R 0K R 0K R R R R LE_POWER_STGE - Out GN J LE- -V LE Power Stage LE_POWER_STGE - Out GN J LE- -V LE
5V_EXT J3-1 J3-1 5CSX_4A_IO39 5CSX_4A_IO37 5CSX_4A_IO40 UART0_CTS 5CSX_4A_IO32 UART0_RTS 5CSX_4A_IO29. 5CSX_IOp0 5CSX_IOn0. 5CSX_IOp1 5CSX_IOn1
JTG hain US to URT L RJ Socket PHY Micro S ard Socket HPS IO 空置 00-00 Soaseoard.(Final) PHY connect_.v V_EXT JTG_FPG_TO S_LK connect_.v SX IO N_RX connect_.v URT_TS URT_RTS RT_T S_ S_M S_T S_T S_T S_T0
FRDM-KL27Z. 1 Title 2 Block Diagram 3 KL27Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Rev Description Date Approved
Table of ontents Title lock iagram KLZ MU OpenS INTERFE I/O Headers and Power Supply Revisions Rev escription ate pproved X Initial draft July, Release July, J, J, J, J, J, J, J, J, J, T, TP and TP Populate
SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:
R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS
#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N
P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,
RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT
J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-
ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board
ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).
3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0.
.V_MU.V_MU N V0LT P V N V N V N V N V 0.0U ES solution 0 0.0U J 0.0U J 0.0U J PV TP 0.U U 0 V WP SL VSS S T0 R 0 0 R R.K.K _WP_ R.K SU_SL SU_S SU_S R.V TP TP TP TP0 G J 0 00 TP TP TP TP TP TP R R R R R+
1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766
OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H
PCB NO. DM205A SOM-128-EX VER:0.6
V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V
U1-1 R5F72115D160FPV
pf R NF_ X MHz, pf ON_XTL ON_EXTL R R NF_,,,, R NF_ R NF_ R R,,,, M M M_LK M_LK SEMn TI TMS TK TRSTn K R K R K R K R EXTL XTL M M M_LK M_LK TESTM SEMn TI TMS_WTX TK_WSK TRSTn_WRX U- RFFPV VREF VREFVSS
NXP Automotive S12ZVMBEVB C U S T O M E R E V B
NXP utomotive SZVMEV U S T O M E R E V Table of ontents 0 PWR SUPPLY / LIN INTERFE 0 ZZVM MU 0 MOTOR ONTROL 0 NLOG SENSE 0 USER PERIPHERLS 0 OSM Revisions Rev escription X Initial raft 00 Release Prototype
RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7
Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM
Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA
Table of ontents Title Page Notes Rev X escription Original Release Revisions ate Nov--0 pproved Production Release ec--0 Production Release Feb--0 Microcontroller Solutions Group 0 William annon rive
PTN3356 Evaluation and Applicaiton Board Rev. 0.10
E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,
MUSIC. California Institute of Technology. HEMT Power Supply Precision Voltage Source. D. Miller 8/17/2011 REVISION RECORD LTR DATED: C31 5V_ID 10K
REVISION REOR EO NO: PPROVE: TE: V_I R 0K.V_REF V 0.uF _SHN V_IN GN GN U GN V_OUT_F V_OUT_S GN LT 0uF R 0k 0uF IN IN VOS_TRIM VOS_TRIM U N OPE OUT.V_REF R 0k 0uF IN IN VOS_TRIM VOS_TRIM U N OPE OUT 9 00pF
PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.
R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument
PowerIn Connector to Power Modules
LLPWM[:0] PLOK[:0] PULPWM RWR TM TRRV W[:0] S[:0] Sheet_ Sheet_ Sheet_ PULPWM LLPWM[:0] LL[:0] GT[:0] PWMto LL[:0] PULSR nalogsignalproc PULSR LL[:0] TTRIG[:0] TTRIG[:0] S[:0] W[:0] TRRV TM RWR NGT STTN
Calypso Customer EVB 324 BGA Daughter Card (X-MPC574XG-324DS)
alypso ustomer EV G aughter ard (X-MPXG-S) Table Of ontents: Power - alypso power pins footprint Power - alypso ecoupling apacitors GPIO - alypso GPIO pins of GPIO - alypso GPIO pins of locks us Termination
MT9V128(SOC356) 63IBGA HB DEMO3 Card
MT9V(SO) IG H MO ard Page escription Page lock iagram Pinout Sensor Power Supply VideoOut_lock_Reset xternal Interface Rev Who ate escription Rev 0.0 jwrede 0/0/0 ase Schematic for ustom esign Rev 0. aralex
XBee Interface Board XBIB-U-DEV TH/SMT Hybrid
0 ONI N RST V X_V P ONRVSM00 X_V Populate jumper to switch rf output to onboard RPSM P TSW00S SW T00Q SW T00Q R 0 X_V R0 TI TMS T TO R IN T R P TSW0 0 0 urrent Testing TSW00S P R OUT IO RSSI_PWM PWM TR/PIN_SP
THAT Corporation. QSC Digital Cinema Monitor DCM-2/DCM-3 Monitor Board
anyone without the written permission of THT orporation. escription ate 00 Released // 0 Per EO # /0/ pproved ataports,,, -00.SH VMON & IMON Input Select of -00.SH UNLESS OTHERWISE NOTE: ataports E,F,G,H
SM XBEE MODULE XBEE SMT MODULE NC GND GND RF_SELECT VCC COMM/AD0/DIO0 AD1/DIO1 DOUT/DIO13 AD2/DIO2 DIN/CONFIG/DIO14 DIO12 AD3/DIO3 RESET RTS/DIO6
0 ONI N RST SW T00Q R 0 X_V R0 TI TMS T TO R IN T R V P TSW0 0 urrent Testing TSW00S P R OUT IO RSSI_PWM PWM X_V 0 0u/0V R R R R R R TR/PIN_SP 0u 00n p.p X_OUT X_IN X_IO X_RST X_PWM X_/MS_X X_TR/PIN_SP
3JTech PP TTL/RS232. User s Manual & Programming Guide
JTech PP-00 TTL/RS User s Manual & Programming Guide Revision. J Tech o., Ltd. Fu-Hsing N. Rd., F Taipei, Taiwan Tel: +--00 9 info@jtech.com.tw JTech (J Eng.), Inc. E. Valley lvd., Suite ity of Industry,
MSP430F16x Processor
MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_
VFWD. nlvdsrxe LVDSTXE FPGA_PLL CMCLK CBCLK. SSCK ncs MOSI CODEC. Sheet 2. nlvdsrxe LVDSTXE FPGA_PLL CMCLK CBCLK. SSCK ncs MOSI CDIN CBCLK SSCK MOSI
FPGA RF eck A[0..] A[0..] A[0..] MHZ MHZ Sheet 0MHZ MHZ 0MHZ MHZ LOKS 0MHZ MHZ Sheet OE Sheet A FPGA_ PWM[0..] USR[0..] A FPGA_ PWM[0..] USR[0..] A Sheet FPGA_ PWM[0..] USR[0..] opyright 00, Phil Harman,
PCnet-FAST+ Am79C PQFP
NOTE: Place bypass caps close to power pins. EEPROM Pnet-FST+ m 0 PFP EEPROM Revision ate rawn omments 0 S Initial Release. NetPHY-LP LT Reference esign 0// S // // RF NetPHY-LP_LT_ Wednesday, ugust, NetPHY-LP
core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103
core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S
Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.
lock iagram I R Select I/SPI Mode Select MLK Source ommunication PG. US to I/SPI IS Signals PG. nalog Inputs PG. IS Interface Line-In / Microphone nalog Outputs PG. Headphone SGTL PG. igital Header P PSI
AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45
ON Y Pb Pr is(smk,sk,slrk,s) MP U V V pin con to Mainboard IR MI MI U WM SMK,SK,SLRK MII_(ST) URT JTG con U ML-H SPI FLSH U MXL-G U NN FLSH KFGU Gb SL +.V/. POR LO U +.V RJ RMII Eth PHY U LN US HOST RMII
PCIextend 174 User s Manual
PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender
Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS
+V Host MSP +V R MSP_SS MSP_MOSI MSP_MISO V_HOST MOTOR_T_VSNS_ OMMS_MOSI OMMS_MISO OMMS_SLK OMMS_SS URT TX URT RX V V V V P._T._M_RTLK VRF-_VRF- P._T._TLK_OUT VRF+_VRF+ P._T._TLK_OUT P._T._UST P._T._UST
THAT Corporation. QSC Digital Cinema Monitor DCM-2/DCM-3 Processor Board
anyone without the written permission of THT orporation. escription ate 00 Released // pproved L/ -000.SH ataport I -00.SH Glue Logic and RS -000.SH UNLESS OTHERWISE NOTE: R/SW -000.SH L/R -000.SH ataport
COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT
LTER YLONE III EP evelopment & Education OR SHEMTI ONTENT PGE TOP MEMORY OVER PGE, TOP SRM,FLSH 0 ~ 0 0 ~ 0 ISPLY VG, LE, SEGMENT 0 ~ 0 IN/OUT LOK, PS, RS, UTTON, SWITH, ONNETOR,S R 0 ~ FPG yclone II EP
AKD4554-E Evaluation board Rev.0 for AK4554
SHI KSI [K4554] K4554- valuation boar Rev.0 for K4554 GNRL SRIPTION K4554- is an evaluation boar for the portable igital auio 6bit / an / converter, K4554. The K4554- can evaluate / converter an / converter
FREEDOM KL26Z. Table of Contents 1 Title 2 Block Diagram 3 KL26Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply FRDM-KL26Z.
Table of ontents Title lock iagram KLZ MU OpenS INTERFE I/O Headers and Power Supply Rev Revisions & hange Log escription ate Initial raft Feb// pproved listair * MU Pin assignments changed for Feb// listair
Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.
lock iagram Ethernet PoE Level Translators SPI HNSHKE URT tmega U US ISP MHz User button Leds Wi-Fi Module U GPIO Headers micros US US Host MHz lock iagram Size ocument Number Rev Yun ate: Thursday, January,
Optional IOB31 Board. x1 PCIe Link* (Expansion) x8 PCIe Connector. (PCIe1) x4 PCIe Link (B0) x8 PCIe Connector. (PCIe2)
Technical Information Jumpers and s BPG () Small Form Factor PCI Express Backplane Block Diagram x PCIe (PCIe) x PCIe Link (A0) PICMG. System Host Board Optional IOB Board x PCIe Link* (Expansion) s (P
Xilinx Virtex -E Evaluation Kit
Xilinx Virtex -E Evaluation Kit November, 000 (Version.) RFT Features FPG Xilinx Virtex-E XV00E-PQ0 SPROM Xilinx XV0SO0 oard I/O onnectors Two 0-pin, 0. Header connector Pads for three MITOR connectors
Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0
Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP
ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B
IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN
Audio Mod RF-04-N-10 PC13 BAS85 56 PG1 PC0 PC1 PC2 PC3 PC4 PC5 PC6 PC7 PC8 PC9 PC10 PC11 PC12 PG0 57 PG2 87 PG3 88 PG4 89 PG5 90 PG6 91 PG7 92 PG8
LC0,uF,uF R R 0uF 0uF uf R uf uf uh FOX_.000 uh 0uF 0uF R k DFU mode k 0uF KRMR SSSM TCM0 P0DT0G S PN0-S STMFX_ZIT C C0 C C C C C C C R R C C C C R C0 C C C L R0 IC L C C RD C0 C0 R0 P R C C0 C C C C TP
Note Division P1 P2 P3 P4 P5 P6 P7 P8 P1 P2 P3 P4 P5 P6 P7 P8 NOTEDIV1 NOTEDIV2 KEYBOARD_VOLTAGE VCF_IN LFO_IN FILTER_ENVELOPE. Filter.
Jasper 0 EP Wasp Synthesiser lone Keyboard V_ENV_TRIG keyboard.sch N0 N N N N N Note ecoder N0 N N N Noteecoder.sch P P P P P P P P Note ivision P P P P P P P P NOTEIV GLIE_ GLIE_ Waveform Generators KEYOR_VOLTGE
LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND
R White R Red _TX_Q_P J 0-0 0 _TX_I_P _TX_I_N _TX_Q_P _TX_Q_N L _TX_I_P _TX_I_N.R -d ttenuator.r.r 00pF_0V JP SM _TX_Q_P _TX_Q_N _TX_Q_P _TX_Q_N GN VV VV VV_TX VV VV VV_TX Modulator L L PowerSupply J POWER
University of British Columbia Physics & Astronomy Department Scuba2 Project 6224 Agricultural Road Vancouver BC V6T 1Z1 Canada
PSU- ll Sheets PSU_S_0_.Schoc;PSU_S_0_.Schoc;PSU_S_0_.Schoc S-0 ate: //00 Time: :: PM File: MSTERSHEET.SHO Sheet of University of ritish olumbia Physics & stronomy epartment Scuba Project gricultural Road
15A 10A 15A 15A. Front View. SAEJ1939 Connect
RL Main Relay +T T + F 0 F 0 F 0 0 F F 0 0 F 0 F 0 F SW Key_ Switch -T MultI Front View. WUP. V... IOU MILE V... IOU RER V... J 0-.- SEJ99 onnect. N 0R. N H. N L OUT.0 N. N0.. N0 N.. N0 N.. N0 N. +T F.
Stellaris Family Development Board
Stellaris Family evelopment oard USER S MNUL M-LMSFM-0 opyright 00 Luminary Micro, Inc. Legal isclaimers and Trademark Information Legal isclaimers and Trademark Information INFORMTION IN THIS OUMENT IS
Revisions. Prototype Release J.H. 21 May 12
Table of ontents Notes lock iagram MP MU in SKT MP MU Power, RST, LIN, N JTG & NEXUS M onnections M onnections Rev X escription Prototype Release Revisions Update from VT - hange shunt on J to pins - -
NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.
. NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS
DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND
TP RN V_ORE N_ N TP LKORY_ N_ LKORY S S_ TP RE TP LU EUT_ VP SLK SLK V V_E VIOLET TP VP XTL XTL R LKORY_ RN R TP LKORY_ N_ TP LKORY_ N_ LKORY S S_ RE TP LU EUT_ TP VP SLK V V_E VIOLET TP VP XTL XTL RN