Note Division P1 P2 P3 P4 P5 P6 P7 P8 P1 P2 P3 P4 P5 P6 P7 P8 NOTEDIV1 NOTEDIV2 KEYBOARD_VOLTAGE VCF_IN LFO_IN FILTER_ENVELOPE. Filter.
|
|
- Gilbert Lynch
- 5 years ago
- Views:
Transcription
1 Jasper 0 EP Wasp Synthesiser lone Keyboard V_ENV_TRIG keyboard.sch N0 N N N N N Note ecoder N0 N N N Noteecoder.sch P P P P P P P P Note ivision P P P P P P P P NOTEIV GLIE_ GLIE_ Waveform Generators KEYOR_VOLTGE GLIE_ GLIE_ MIX_OUT EXT_UIO NOTEIV Noteivision.sch Waveforms.sch Master Oscillators N N NOTEIV NOTEIV PITH MO Oscillators.sch Filter LFO KEYOR_VOLTGE V and Power PITH_MO LFO_OUT VF_IN LFO_IN FILTER_ENVELOPE VF_OUT ExtudioInput V_IN V_ENVELOPE LFO.sch Filter.sch PowerV.sch Envelopes FILTER_ENVELOPE ENVELOPE_TRIG V_ENVELOPE Envelopes.sch ased on EP Wasp of Sheet: / File: Wasp0.sch Title: Jasper Synth 0 Size: ate: 00 Kiad E... kicad.0.stable Rev:.0 Id: /0
2 dditional decoupling caps Noise Generator Link Port onnectors 0.uF K R 0.uF IE uF K R0 0.uF I 0 nf Keyboardclock R K I 0 Scan_Reset LK 0 I SN_RESET 0 I LK Reset I I 00 I I is 00 on original schematic etter replacement is SEL_ SEL_ I 00 0 I I I I I I I O O O O O O 0 Tri State Interface F E I0 0 0 LK 0 LR 0 N N N N N N0 P TRIG TRIG' P TRIG TRIG' ' ' ' ' ' ' ' ' 0 E E' E' F F' F' LINK LINK Ribbon cable from centre of board to Link Port connectors on edge of P Extra pin for shielding F' E' ' ' ' ' TRIG' LINKPWR 0 P LINK F' E' ' ' ' ' TRIG' LINKPWR Link Ports are pin Mini IN. dditional pin can be used as power supply for other devices. 0 P LINK Keyboard Multiplexer ode Generator I 0 S S S S S S S S S S0 NOTE_WRITE IF 00K R 0 NOTE_RE I0 is on original schem Replaced with 0 TRIG I pf 0 I I_Y 0 0 I I_X 0 I I_Y I_X I_Y I_X I 0 I 0 I 0 I 0 I 0 R 0K dditional decoupling capacitors 0 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 00K R pf R 00K I 0 pf 00K PR0 00K R K R0 0K PR Keyboard Sense R 00K 00K R I 0 K R 00K R K I R 0 p 0 d I 0 I 0 Note_Write NOTE_WRITE p d I 0 00K R nf V_ENV_TRIG Note_Read NOTE_RE Test instructions suggest selecting value of R0 when keyboard overlay applied Small trimmer PR0 allows for adjustment Scan_Reset SN_RESET E F G0# G0 F0# F0 E0 0# 0 0# SEL_ 0 SEL_ X0 X X X Y0 Y Y Y I 0 X Y VEE I_X I_Y E # # 0 0# 0 SEL_ 0 SEL_ X0 X X X Y0 Y Y Y I 0 X Y VEE I_X I_Y # G# G F# F SEL_0 SEL_ X0 X X X Y0 Y Y Y I 0 X Y VEE I_X I_Y P 0 0# 0 0# E0 F0 F0# G0 G0# 0 0# 0 # # E F F# G G# # 0 ased on EP Wasp of Sheet: /Keyboard/ File: keyboard.sch Title: Jasper Synth 0 Size: ate: 00 Kiad E... kicad.0.stable TOUH KEYOR 0 J Grounding point to stabilise keyboard sensitivity. Use with antistatic wrist strap Rev:.0 Id: /0 E F
3 R0 K LFO_RMP PITH MO control uf R0 00K djust symmetry of LFO S R0 K VR 0K lin R 0 R0 K IF 0 Original uses rev log M pot timing cap is 0nF R0 is K K R0 VR M rev log Reverse Log pot gives better frequency response IE 0 0 S LFO WVE I 0 I orrectly terminate unused inverter 0 K R0 K R K PR LFO_S LFO_ 00K R R0 K LFO_RN 0 LFO WVE K R I I 0 I 0 R0 K nf I 0 K R0 I 0 0.uF PITH_MO LFO_OUT With M Pot, uf timing cap and K charging resistor LFO range is from about 0.Hz to 0Hz ased on EP Wasp of Sheet: /LFO/ File: LFO.sch Title: Jasper Synth 0 Size: ate: 00 Kiad E... kicad.0.stable Rev:.0 Id: /0
4 wire link M R 0 nf V Envelope Generator ENVELOPE_TRIG LK I 0 I 0 K R K R pf I 0 p d 0 I I I 0 IF M Log VR ttack I 0 K R 0 S K R HOL Hold switch mod I 0 0 K R 0K R 0 I M Log VR I 00.uF R 00K Sustain/Rep. VR 0K R 0K R R K TR VR 0K Lin Switched Sustain/Rep. VR M R TR 0.uF 0.uF 0.uF 0.uF elay Repeat VR FilterEnvelopeGate p d I0 0 uf 0 M Log ontrol (Filter) Envelope Generator elay Repeat VR M Log VR ecay R K K R 0 I 0 I VR M Log ttack 0 0 IE 0uF I 00 ased on EP Wasp of Sheet: /Envelopes/ File: Envelopes.sch Title: Jasper Synth 0 Size: ate: 00 Kiad E... kicad.0.stable R0 K 0K R R K TR V_ENVELOPE FILTER_ENVELOPE Hold switch mod With S closed, once a key is pressed, the V is held open until the S is switched off. Use a toggle or latching pushbutton here. Rev:.0 Id: /0
5 Filter ontroller KEYOR_VOLTGE R K R K 0nF R K LFO_IN R K R K M Lin VR LFO Filter ontrol K R K R R0 0K M Lin VR Filter Freq 0K R M Lin VR Env Filter ontrol 0K R R 00K I nF R K I 00 TR K R R K K R0 TR FILTER_ENVELOPE K R Filterontrol Filter Uses LM00 dual OT in place of x 00 in original dded Notch filter (add HP & P) using a spare section if I as per Juergen Haible's Wasp Filter clone R K R 00K R 00K R 00K I 0 R K Notch I 0 0nF R K HighPass andpass LowPass 0.uF 0.uF VF_IN 0 0nF R0 K pf I 0 00K R0 R K R K K R 00 Filterontrol I nf R 00K IE 0 0 R 00K R K K R R K 00 V Filterontrol I nf IF 0 LowPass Filter Mode S VF_OUT 0 V uff_in 00 I uff_out V uff_in uff_out 00 I 0nF R K 00K R VR 0K lin ased on EP Wasp of Sheet: /Filter/ File: Filter.sch Title: Jasper Synth 0 Size: ate: 00 Kiad E... kicad.0.stable Rev:.0 Id: /0
6 VR 0K Lin 0K R 0K R 0K R R 0K 00K R 00K R 00K R K R Master Oscillators R K IE 0 0 R 0K K R R K V I IS THR TR end PR 0K K PR VO Separation Tune trim 00nF 0K R 0 R R V Octave ividers PWR_FLG 0.uF.uF p d I 0 p d I 0 0 0pF 00nF PITH MO IF 0 dditional decoupling caps Pitch K R 0 R VR K Lin PWR_FLG PWR_FLG V I IS THR TR 0 R0 R V 0.uF R 0.uF p d I 0 p 0 d I 0 0 X0 X X X Y0 Y Y Y X Y I 0 VEE N N NOTEIV NOTEIV 0.uF 0.uF 0.uF 0pF 00nF R 0 PWR_FLG ased on EP Wasp of Sheet: /Master Oscillators/ File: Oscillators.sch Title: Jasper Synth 0 Size: ate: 00 Kiad E... kicad.0.stable Rev:.0 Id: /0
7 N I 0 0 I I I 0 P P N I0 0 I 0 P IE I N0 N 0 I0 I 0 IF 0 0 I G G 0 I 0 P P P P I 0 I 0 I I P 0 I0 I uF 0 0.uF ased on EP Wasp of Sheet: /Note ecoder/ File: Noteecoder.sch Title: Jasper Synth 0 Size: ate: 00 Kiad E... kicad.0.stable 0.uF Rev:.0 Id: /0
8 Note ividers Glide ircuits NOTEIV 0 dditional decoupling caps LK LR L I 00 INH P P P P P P P P 0 P P P P P P P P SL ZERO 0K R PP P 0 SigIn R ZOUT I VOin IN R FOUT SFout 0 P R 0K 0K R.uF nf M Log VR 0.uF 0.uF GLIE_ NOTEIV LK LR L I 00 INH P P P P P P P P 0 P P P P P P P P P P P P P P P P SL ZERO PP P 0 SigIn R ZOUT I VOin IN P FOUT R SFout 0 M Log VR R 0K 0K R.uF 0K R 0.uF 0.uF nf GLIE_ ased on EP Wasp of Sheet: /Note ivision/ File: Noteivision.sch Title: Jasper Synth 0 Size: ate: 00 Kiad E... kicad.0.stable Rev:.0 Id: /0
9 GLIE_ GLIE_ P MR nf P MR p nf p I 0 d 0 I 0 d I 0 I 0 R K R K R 00K R 00K S S 00 FT 00 FT Headers for Enhanced waveform daughter P which implements a PWM modulated waveform like the one in the Gnat 0nF I0 nf M R nf I0 0nF R M p p d 0 d I 0 S R K R 0K R 0K R 0K R M I 0 FT S R K KEYOR_VOLTGE Saw Enhance P0 Enh R K FT K 0K R 0K R 0K R M R0 R Saw Enhance.nF ased on EP Wasp of Sheet: /Waveform Generators/ File: Waveforms.sch Title: Jasper Synth 0 Size: ate: 00 Kiad E... kicad.0.stable I 0 0.nF P Enh I0 0 I 0 I nF Saw Square Saw 0.uF 0K R0 VR 0K Log.uF 0K R0 0.uF R 0K I Enhance 0K R Enhance R 0K 0.uF 0 Width M Log VR K R0 I K R 0 S OS S OS VR 0K Log VR0 0K Log EXT_UIO R or R0 may need adjusting depending on amplitude of ramp R 0K R00 0K I 0K R Rev:.0 Id: /0 0 Pulse MIX_OUT
10 0.uF V_IN Jasper Synth 0 EP Wasp Synthesiser lone PR 0K 00K R R 0K 00nF V Extra resistor to bias V Envelope V higher. Improves repeat and sustain. If V doesn't close fully, increase this resistor or leave out completely. K R K R0 K R K R K R attery negative is disconnected when jack inserted V_ENVELOPE 00 J V If using P battery holders Jumper the two connectors P & P K R I R 0K Uses LM00 instead of 00 K R Vout 0K Log Properly terminate unused half of 00 I attneg PwrToSwitch TT Uses Omeg Eco pots with PST switch VR0 PWR/Volume TT attery holder I P TTN P R 0 0.uF V I Power Input and Regulator LineOut N00 V I PwrToSwitch' VR0 PWR/Volume Link Pwr S Optional power over pin Link connector LINE OUT Mix to allow stereo out R K R K J LineOutT LineOutR mpin R K LINE 0K R PWRswitched LinkPwr pf mpin' 0K R Led LINKPWR 0.uF L E PWR_FLG V V Pwr Gnd Gain ypass Gain PWR_FLG.uF POWER MP I 0uF mpout MP0 VI 0 R nf VO I 0uF LSout 0.uF R.uF PhonesR 0 0.uF LSneg J V 0.uF few extra decoupling caps SP L.S. PHES V 0uF VSS External udio Input EXT UIO J K R K R 0nF Spare inverters on I to mix a stereo input and provide buffer and variable gain. If jack not plugged, ext audio input is grounded by switches on liff socket. R K I 0 00 R K V VR 00K log 00 0 R0 I 0 0 uff_in Twin shielded cable to VR Only connect signal wires to 00K log pot uff_out 00 uff_in ExtudioInput uff_out ased on EP Wasp of Sheet: /V and Power/ File: PowerV.sch Title: Jasper Synth 0 Size: ate: 00 Kiad E... kicad.0.stable 0uF ap for additional bypass filtering on LM pf cap required to stop LM oscillating at about 00kHz M P mounting holes P P P P0 P P P P Ground pin for grounding a metal control panel Rev:.0 Id: 0/0
A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/
Power power.sch udio SOUN_OUT audio.sch Phi P[0..] P[0..] Phi P[0..] P[0..] PU Phi P[0..] P[0..] [0..] [0..] I/O MP ROMIS Phi [0..] [0..] I/O MP ROMIS Phi UL [0..] [0..] VI_S MP ula.sch LUE RE SYN M[0..]
More informationPAGENET88 ZONE PAGING SYSTEM
SERVIE INFORMTION PGENET ZONE PGING SYSTEM ONTENTS: OPERTION MNUL SHEMTI IGRMS pin WIRING ustralian Monitor lyde Street, Silverwater NSW ustralia + www.australianmonitor.com.au PageNet Zone Paging System
More informationCD300.
00 Service Information www.laney.co.uk 9 9 -V J R9 N N N R R K K U/0V I R K U/0V R R R K K K N N R0 V U/0V 0 U/0V R 0K R 0K U/0V W 00K R9 M I R 00 U/0V 9 W W0K R 0K R K 0 0 R K W W0K K R0 MP K U/0V R 0K
More informationSC125MS. Data Sheet and Instruction Manual. ! Warning! Salem Controls Inc. Stepper Motor Driver. Last Updated 12/14/2004
SC125MS Stepper Motor Driver Salem Controls Inc. Last Updated 12/14/2004! Warning! Stepper motors and drivers use high current and voltages capable of causing severe injury. Do not operate this product
More informationAN019. A Better Approach of Dealing with Ripple Noise of LDO. Introduction. The influence of inductor effect over LDO
Better pproach of Dealing with ipple Noise of Introduction It has been a trend that cellular phones, audio systems, cordless phones and portable appliances have a requirement for low noise power supplies.
More informationPower supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs
VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET
More informationM13 M14 FQP FFP VC1 VC2 VC3 MIX ATNEXPOT ADSR1 BM-VCF FAH1 FAW1 H W ATNEXPOT LFO FAH2 FAW2 H W +10VR FFP BP FQP FAH1 FAW1 FAH2 FAW2 R2 100K M15
MP_ MP_ MIIV JP HEE JP V0 V V V S_0 S_ S_0 S_ MIILK STTSTOP ESET SMP_ SMP_ HEE JP 0V 0V 0V 0V 0V 0V 0V 0V HEE X 000 JP9 000 MII VP VP 9 0 POTSLE POTH POTL POTSLE POTSLE POTH POTL POTSLE 9 0 HEE X 000 HEE
More informationThomas Henry Quadrature Function Generator (Eurorack DIY)
.0.0 Thomas Henry Quadrature Function Generator (Eurorack DIY) Page of Introduction I consider the Quadrature Function Generator (or QFG) to be one of the classic Thomas Henry deisgns. There has been a
More informationEDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system.
P-M-IO igital IO Module User Manual This document contains information on the IO digital IO module for the RS P system. Version v.0, 0/0/00 P-M-IO Manual ontents. igital IO Module. igital Outputs.... Using
More informationMAIN PCB R10, 12k R31. 2) Now with the capacitors. C12,C7 C20 C6. 1N4148 D3, D5, D6 Zener 4v7 D1, D D4, D7 ferrites F1+, F2- 4) Transistors
Micrón (v.) ASSEMBLY MANUAL Thank you for choosing this kit. Let s go! WARNING: Please, read the instructions completely before start and follow the steps carefully. Some of assembly parts are not so obvious
More information100K SLQ1 OP2 R207. Future option SLQ2 OP2 R307. Future option
ON N/S E/W NTENN 00 XnF 00 XnF 0 XnF 0 XnF 0 XnF 0 XnF R00 Not Used (*) 0 0nF 0 0nF R0 K 0 nf (*) See "revision level." here below R00 Not Used (*) R0 K 0 nf!!! IMPORTNT!!! 00-0-0 & 00-0-0 Must be determined
More informationMAU100 Series. 1W, Miniature SIP, Single & Dual Output DC/DC Converters MINMAX. Key Features
W, Miniature SIP, Single & Dual Output DC/DC s Key Features Efficiency up to % 000 Isolation MTBF >,000,000 Hours Low Cost Input,, and Output 3.3,,9,,,{,{9,{ and { Temperature Performance -0] to +] UL
More informationSheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N
NOTES: ISION LOK. Unless otherwise stated: Resistors are mw, % tolerance. apacitors are V, % tolerance.... J Port and Net Name scopes for this project are: Port NOT Global (connected via Sheet Symbols)
More informationQuickfilter Development Board, QF4A512 - DK
Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U
More informationHeaders for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz
V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion
More informationZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board
ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).
More informationHF SuperPacker Pro 100W Amp Version 3
HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project
More informationRenesas Starter Kit for RL78/G13 CPU Board Schematics
Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port
More informationEvaluation Board for 8-/10-/12-Bit, Parallel Input, Dual-Channel, Current Output DAC EVAL-AD5428/AD5440/AD5447EB
Evaluation Board for 8-/0-/-Bit, Parallel Input, Dual-Channel, Current Output DAC EVAL-AD58/AD50/AD5EB FEATURES Operates from dual ± V and 5 V supplies On-board reference and output amplifiers Direct hookup
More informationThe AN/ARC-54. Module Circuit Diagrams
The N/R- Module ircuit iagrams. Tone squelch (selective call). Homing. High requency oscillator HO. Low requency Oscilator LO. Variable I amplifier. R mplifier. Mechanical Tuning Unit. Power mplifier.
More information100K SLQ1 OP2 R207. Future option SLQ2 OP2 R307. Future option
ON N/S E/W NTENN 00 XnF 00 XnF 0 XnF 0 XnF 0 XnF 0 XnF R00 Not Used (*) 0 0nF 0 0nF R0 K 0 nf (*) See "revision level." here below R00 Not Used (*) R0 K 0 nf!!! IMPORTNT!!! 00-0-0 & 00-0-0 Must be determined
More informationChannel V/F Converter
00 Wesbrook Mall Vancouver,.., anada VT - 0 -Nov-000 :: H:\0\sheet_.SH wg. No.: ate: File: Revision: Sheet of Time: 0 hannel V/F onverter wg List: rawn y: P. ennett isk: 0 0 0 J IN+ IN- IN+ IN- IN+ IN-
More informationReference Schematic for LAN9252-HBI-Multiplexed Mode
Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM
More informationDistributing Tomorrow s Technologies For Today s Designs Toll-Free:
2W, Ultra-High Isolation DIP, Single & DC/DC s Key Features Low Cost 6 Isolation MTBF > 6, Hours Short Circuit Protection Input, and 24 Output,, 1, {, { and {1 Regulated Outputs Low Isolation Capacitance
More informationMAU100 Series. 1W, Miniature SIP, Single & Dual Output DC/DC Converters MINMAX. Block Diagram. Key Features
MAU Series W, Miniature SIP, Single & DC/DC s Key Features Efficiency up to 0 Isolation MTBF >,000,000 Hours Low Cost Input,, and Output 3.3,,9,,,{,{9,{ and { Temperature Performance -0 to UL 9V-0 Package
More informationVCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD
POWER ELETRONIS **- Switching Power Regulation** V and.v outputs are isolated from High Voltage, but not each other Isolated Power Supply power.sch FTI US URT FTI US URT ftdi_uart.sch Safety Loop Wiring
More informationTHE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia
MicroL MicroLon.Sch Timers_nalog Timers_nalog.Sch IO ufferingsch IO uffering.sch Power Supply Power Supply.Sch Mitsubishi ackplane oard ate: THE UNIVERSITY OF NEWSTLE University rive allaghan NSW 0 ustralia
More informationMAU200 Series. 1W, High Isolation SIP, Single & Dual Output DC/DC Converters MINMAX. Block Diagram. Key Features
Component Distributors, Inc. ~ www.cdiweb.com ~ sales@cdiweb.com ~ -0--33 W, High Isolation SIP, Single & DC/DC s Key Features Efficiency up to 00 Isolation MTBF >,000,000 Hours Low Cost Input, and Output
More informationJS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD
fb_inj fb_inj JS0 JS JS U JS Vsyn JS V PT/K 0 VSS PT/K GMXF- GMXF PT/K OS- JS OS PT/K OS- OS PT/K Squirt- RST PT/K ccel- PT0 PT/K Idle- JS Warmup- PT PT0/K0 FP- PT VSS 0 PT V TX- PT PT/ 0 JS JS0 RX- PT0/Tx
More informationSYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
FEATURES Six fixed voltage regulators Three microprocessor-controlled regulators Two V P -state controlled regulators One fixed voltage regulator (can operate during load dump or thermal shutdown) V P1
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationRSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7
Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM
More informationHost MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS
+V Host MSP +V R MSP_SS MSP_MOSI MSP_MISO V_HOST MOTOR_T_VSNS_ OMMS_MOSI OMMS_MISO OMMS_SLK OMMS_SS URT TX URT RX V V V V P._T._M_RTLK VRF-_VRF- P._T._TLK_OUT VRF+_VRF+ P._T._TLK_OUT P._T._UST P._T._UST
More informationDATA SHEET. TDA3601Q TDA3601AQ Multiple output voltage regulators INTEGRATED CIRCUITS Dec 13
INTEGRATED CIRCUITS DATA SHEET Supersedes data of September 1994 File under Integrated Circuits, IC01 1995 Dec 13 FEATURES Six fixed voltage regulators Three microprocessor-controlled regulators Two V
More informationReference Schematic for LAN9252-SPI/SQI+GPIO16 Mode
Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM
More informationPCAN-MicroMod Evaluation Kit. Test and Development Environment for the PCAN-MicroMod. User Manual
Test and Development Environment for the PCAN-MicroMod Products taken into account Product Name Item Number Model PCAN-MicroMod Evaluation Kit (incl. PCAN-Dongle) PCAN-MicroMod Evaluation Kit (incl. PCAN-USB)
More informationEMC Considerations for DC Power Design
EMC Considerations for DC Power Design Tzong-Lin Wu, Ph.D. Department of Electrical Engineering National Sun Yat-sen University Power Bus Noise below 5MHz 1 Power Bus Noise below 5MHz (Solution) Add Bulk
More informationBlock Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.
lock iagram I R Select I/SPI Mode Select MLK Source ommunication PG. US to I/SPI IS Signals PG. nalog Inputs PG. IS Interface Line-In / Microphone nalog Outputs PG. Headphone SGTL PG. igital Header P PSI
More informationKH600. 1GHz, Differential Input/Output Amplifier. Features. Description. Applications. Typical Application
KH 1GHz, Differential Input/Output Amplifier www.cadeka.com Features DC - 1GHz bandwidth Fixed 1dB (V/V) gain 1Ω (differential) inputs and outputs -7/-dBc nd/3rd HD at MHz ma output current 9V pp into
More information8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1
isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty
More informationSERIALLY PROGRAMMABLE CLOCK SOURCE. Features
DATASHEET ICS307-03 Description The ICS307-03 is a dynamic, serially programmable clock source which is flexible and takes up minimal board space. Output frequencies are programmed via a 3-wire SPI port.
More informationA Power, JTAG, LEDs FPGA_TCK FPGA_TDO FPGA_TMS FPGA_TRST FPGA_TDI nanofip_misc.sch
opyright ERN. This documentation describes Open Hardware and is licensed under the ERN OHL v... You may redistribute and modify this under the terms of the ERN OHL v... (http://ohwr.org/ernohl). This documentation
More informationV7 6AG7 DRIVER DRIVER TUNE ALC RECT VFO TANK V3 12SK7 TONE OSC V10 12SK MHz
V PA* V SK IF AMP 9 V SNGT MIXER MIXER 0 0 V AG 0 0 PA 0 0 RF TUNE RECT PA* *V AND ARE WITH HEATERS IN SERIES OR WITH HEATERS IN PARALLEL.0-. 0 INRAD XTAL FILTER DIODE BALANCED MODULATOR V SNGT CARRIER
More information256-Position SPI Compatible Dual Digital Potentiometer AD5162
Evaluation oard User Manual -Position SPI Compatible D Steps To Setup The Evaluation oard. Install D Software. Open D Rev.exe. Provide Power SupplyOr Use Power from Parallel Port +V. Configure oard and
More informationGR16. Technical Manual. 10 M SPS, 16-bit Analog Signal Digitizer up to 8MB FIFO
GR M SPS, -bit Analog Signal Digitizer up to MB FIFO Technical Manual 90 th Street, Davis, CA 9, USA Tel: 0--00 Fax: 0--0 Email: sales@tern.com web site: www.tern.com COPYRIGHT GR, EL, Grabber, and A-Engine
More informationL4970A 10A SWITCHING REGULATOR
L4970A 10A SWITCHING REGULATOR 10A OUTPUT CURRENT.1 TO 40 OUTPUT OLTAGE RANGE 0 TO 90 DUTY CYCLE RANGE INTERNAL FEED-FORWARD LINE REGULA- TION INTERNAL CURRENT LIMITING PRECISE.1 ± 2 ON CHIP REFERENCE
More informationSpectech. ST400 Scintillation Processor. Operating Manual
Spectech ST00 Scintillation Processor perating Manual pril 00 Introduction The ST00 Scintillation Processor provides a convenient interface between a scintillation detector or photomultiplier and a multichannel
More informationINFORMATION TECHNOLOGY SYSTEMS SPDs FOR 19 TECHNOLOGY. NET Protector Surge Arrester. Protects switches, HUBs and telecommunication
Surge Arrester Protects switches, HUBs and telecommunication systems Class D according to EN 0 possible (Gigabit Ethernet) Variably equippable patch panels Units available with plug-in inputs and outputs
More informationInstruction Manual. DTP Series DC Termination Panels
Instruction Manual DTP Series DC Termination Panels Rev. B /00 DTP Series manual.p CPI Communications, Inc. Hensley Lane Wylie, TX 00 Phone () 0 WATS (00) FAX () 0 or () General Information The CPI Communications
More informationSVS 5V & 3V. isplsi_2032lv
PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf
More informationI2 C Compatible Digital Potentiometers AD5241/AD5242
a Preliminary Technical ata FEATURES Position Potentiometer Replacement 0K, 00K, M, Ohm Internal Power ON Mid-Scale Preset +. to +.V Single-Supply; ±.V ual-supply Operation I C Compatible Interface APPLICATIONS
More informationide ide.sch C1-C22 0.1uF
console cpu ide iot console.sch cpu.sch ide.sch iot.sch memory memory.sch ONN_0X0 TP TP TEST POTS & ONN_0X0 0K R0 ONN_0X0 J +V PWR_FLG F PWR_FLG N uf 0 0-0.uF p 0 Sd d U H SPRE; UNUSE PUTS MUST E HEL HGH
More informationEE247 Analog-Digital Interface Integrated Circuits
EE247 Analog-Digital Interface Integrated Circuits Fall 200 Name: Zhaoyi Kang SID: 22074 ******************************************************************************* EE247 Analog-Digital Interface Integrated
More informationSingle Event Radiation Test Report. Microsemi LX Analog Input RAD Tolerant Telemetry Controller
Single Event Radiation Test Report Microsemi LX7730 64 Analog Input RAD Tolerant Telemetry Controller Doc. N :TDRS-0020-4 Page 1/33 TABLE OF CONTENT 1. PURPOSE AND SCOPE... 3 2. APPLICABLE DOCUMENT...
More informationSC70, 1.6V, Nanopower, Beyond-the-Rails Comparators With/Without Reference
19-1862; Rev 4; 1/7 SC7, 1.6V, Nanopower, Beyond-the-Rails General Description The nanopower comparators in space-saving SC7 packages feature Beyond-the- Rails inputs and are guaranteed to operate down
More informationCD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-
SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_
More informationFUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.
[K-] K- K Evaluation oard Rev.0 GENERL ESRIPTION The K- is an evaluation kit for the K; a digital signal processor (SP) with channels digital data interface. It realizes an easy evaluation of the audio
More informationSPECTECH. ST450 Scintillation SCA. ST450-PC System. Operating Manual. Spectrum Techniques, Inc. January 2015
SPETEH ST0 Scintillation S ST0P System Operating Manual January 0 Spectrum Techniques, Inc. ST0 System shown with ST0 ounter and detector. Model ST0 Introduction The ST0 Scintillation S is a selfcontained
More informationR5 330K R49 100K Q4 BC549 R12 2K2 U2B TL074 R50 100K R28 3K3. VR7 47KB via J38 R48 100K C BASSDRUM_TRIG. VR6 10K via J39 R29 100K R51 22K Q11 BC559
00 - SS RUM SSRUM_TRIG nf R K R K N R R K R 0 R K R K nf N R R K 0.uF EY R K R 0K R VR via J R U TL0 R R0 R VR via J EPTH R U TL0 R K PITH VR K via J R R K 0 R 0K R K nf N U TL0 R K R0 K R K R ISTORTION
More informationuser's manual nx frequency converters resolver option board opt-bc
user's manual nx frequency converters resolver option board opt-bc INDEX Document code: ud01039d Date: 18.2.2011 1. Resolver option board OPT-BC... 3 1.1 Resolver basics... 3 1.2 Resolver board features...
More informationBEFORE USE... POINTS OF CAUTION COMPONENT IDENTIFICATION INSTRUCTION MANUAL MODEL R7K4DH-1-DAC32D R7K4DH-1-DAC32D
INSTRUCTION MANUAL PNP DISCRETE INPUT & PNP TRANSISTOR OUTPUT MODULE, 6 points each (High-speed Link System, e-con connector) R7KDH--DACD MODEL R7KDH--DACD BEFORE USE... Thank you for choosing M-System.
More informationPA50 Amplifier Operation and Maintenance Manual
Eclipse Series RF Technology rfinfo@rftechnology.com.au October 00 Revision PA0 Amplifier Operation and Maintenance Manual This manual is produced by RF Technology Pty Ltd 0/ Leighton Place, Hornsby NSW
More informationElecraft K2 Preselector Mod
Elecraft K Preselector Mod The elecraft K is an excellent transceiver, but in Europe its receiver benefets significantly, especially on 0m, from an external Preselector. Although most Preselectors are
More informationS Sapling INSTALLATION MANUAL FOR FIELD SELECTABLE ANALOG CLOCKS SAA SERIES SPECIFICATIONS. advanced time and control systems
INSTALLATION MANUAL FOR FIELD SELECTABLE ANALOG CLOCKS SAA SERIES SPECIFICATIONS Time base: 60 Hz (3-wire system) Quartz (2-wire system) Power input: 85 135 VAC / 60 Hz 7 28 VAC / 60 Hz Current consumption:
More informationP8X32A-Q44 SchmartBoard (#27150)
Web Site: www.parallax.com Forums: forums.parallax.com Sales: sales@parallax.com Technical: support@parallax.com Office: (9) - Fax: (9) -00 Sales: () -0 Tech Support: () 99- PXA-Q SchmartBoard (#0) Want
More informationGeorgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)
Georgia Institute of Technology School of Electrical and Computer Engineering Midterm-1 Exam (Solution) ECE-6414 Spring 2012 Friday, Feb. 17, 2012 Duration: 50min First name Solutions Last name Solutions
More informationMASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Physics 8.02 Spring 2003 Experiment 17: RLC Circuit (modified 4/15/2003) OBJECTIVES
MASSACHUSETTS INSTITUTE OF TECHNOLOGY Department of Physics 8. Spring 3 Experiment 7: R Circuit (modified 4/5/3) OBJECTIVES. To observe electrical oscillations, measure their frequencies, and verify energy
More informationMaxim Integrated Products 1
9-879; Rev 0; /00 MAX70 Evaluation Kit General Description The MAX70 evaluation kit (EV kit) combines Maxim s multiprotocol clock/data transceiver (MAX70), control transceiver (MAX7), and cable terminator
More informationSA CH SEGMENT /COMMON DRIVER FOR DOT MATRIX LCD
A06 A06 0 H EGMENT /OMMON RIVER FOR OT MATRIX L Ver. July, 000 A06 INTROUTION The A06 is an L driver LI which is fabricated by low power MO high voltage process technology. In segment driver mode, it can
More informationLaboratory 3 Measuring Capacitor Discharge with the MicroBLIP
Laboratory 3 page 1 of 6 Laboratory 3 Measuring Capacitor Discharge with the MicroBLIP Introduction In this lab, you will use the MicroBLIP in its Data Acquisition Mode to sample the voltage over time
More informationHIGH SPEED-10 MBit/s LOGIC GATE OPTOCOUPLERS
DESCRIPTION The / optocouplers consist of an AlGaAS LED, optically coupled to a very high speed integrated photo-detector logic gate with a strobable output. The devices are housed in a compact small-outline
More informationECE 241L Fundamentals of Electrical Engineering. Experiment 5 Transient Response
ECE 241L Fundamentals of Electrical Engineering Experiment 5 Transient Response NAME PARTNER A. Objectives: I. Learn how to use the function generator and oscilloscope II. Measure step response of RC and
More informationHigh Performance Driver/Comparator, Active Load on a Single Chip AD53509
High Performance Driver/Comparator, Active Load on a Single Chip AD53509 FEATURES 250 MHz operation Driver/comparator and active load included On-chip Schottky diode bridge 52-lead LQFP_EP package APPLICATIONS
More informationLab 5 AC Concepts and Measurements II: Capacitors and RC Time-Constant
EE110 Laboratory Introduction to Engineering & Laboratory Experience Lab 5 AC Concepts and Measurements II: Capacitors and RC Time-Constant Capacitors Capacitors are devices that can store electric charge
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor
More informationML GHz Super Low Power Dual Modulus Prescaler
Legacy evice: Motorola M2052 ML2052. GHz Super Low Power ual Modulus Prescaler MEL PLL OMPONENTS 64/65, 28/29 UL MOULUS PRESLER SEMIONUTOR TEHNIL T The ML2052 is a super low power dual modulus prescaler
More informationPTC04-DB Daughter Board for Melexis PTC devices. Features and Benefits. Applications. Ordering Information. Accesoires. Functional Diagram
PTC0-DB-0 Features and Benefits PTC0 interface board for testing devices 0 0 0 00 Applications Experimental tool for Lab and Prototyping Production Equipment for Serial Programming Ordering Information
More informationPURPOSE: See suggested breadboard configuration on following page!
ECE4902 Lab 1 C2011 PURPOSE: Determining Capacitance with Risetime Measurement Reverse Biased Diode Junction Capacitance MOSFET Gate Capacitance Simulation: SPICE Parameter Extraction, Transient Analysis
More informationLM148 Low Power Quad 741 Operational Amplifier
Low Power Quad 4 Operational mplifier www.fairchildsemi.com Features 4 op amp operating characteristics Low supply current drain. m/amplifier lass output stage no crossover distortion Pin compatible with
More informationFor max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!
JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z
More informationTABLE OF CONTENTS. IC Recorder. Model No. RR-US300E. Colour (S)...Silver Type
ORDER NO. AD1107003CE IC Recorder Model No. RR-US300E Colour (S)...Silver Type TABLE OF CONTENTS PAGE 1 Warning-------------------------------------------------------------- 2 1.1. Prevention of Electrostatic
More informationRC Circuit (Power amplifier, Voltage Sensor)
Object: RC Circuit (Power amplifier, Voltage Sensor) To investigate how the voltage across a capacitor varies as it charges and to find its capacitive time constant. Apparatus: Science Workshop, Power
More informationPCB Project: Measuring Package Bond-Out Inductance via Ground Bounce
PCB Project: Measuring Package Bond-Out Inductance via Ground Bounce Kylan Roberson July 9, 014 Abstract In this experiment I looked into a way of measuring the ground bounce generated by capacitively
More informationPRIMARE A32 Power Amplifier Service Manual
PRIMRE Power mplifier Service Manual . Technical Description.. Error codes.. Bias djustment.. Schematics.. Technical Specifications. onfidential! This document is not allowed to show for third part without
More informationAUTOMOTIVE CURRENT TRANSDUCER OPEN LOOP TECHNOLOGY HC6H 400-S/SP1
AUTOMOTIVE CURRENT TRANSDUCER OPEN LOOP TECHNOLOGY HC6H 400-S/SP1 Picture of product with pencil Introduction The HC6H family is for the electronic measurement of DC, AC or pulsed currents in high power
More informationH-LCD700 Service Manual
H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug
More informationRTAC104 AFM References in Package
Radiant Technologies, Inc. 2835D Pan American Freeway NE Albuquerque, NM 87107 Tel: 505-842-8007 Fax: 505-842-0366 e-mail: radiant@ferrodevices.com www.ferrodevices.com RTAC104 AFM References in Package
More informationVCC 21 VCC 52 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD
POWER ELETRONIS **- Switching Power Regulation** V and.v outputs are isolated from High Voltage, but not each other Isolated Power Supply power.sch FTI US URT FTI US URT ftdi_uart.sch SLOOP_TRL HRG_TRL
More informationPTC04-DB-HALL02. Daughter Board for Melexis PTC devices. Features and Benefits. Applications. Ordering Information. Accessories. 1. Functional Diagram
PTC0-DB-HALL0 Features and Benefits PTC0 interface board for testing devices: 0 0 0 Applications Experimental tool for Lab and Prototyping Production Equipment for Serial Programming Ordering Information
More informationTABLE OF CONTENTS: PAGE 1: MAIN POWER PAGE 2: 12V SUPPLY GOLF CART MOTOR PAGE 3: ELECTRICAL CABINET PAGE 4: BRAKE/ WICKED RELAYS
TLE OF ONTENTS: PGE : MIN POWER PGE : V SUPPLY GOLF RT MOTOR PGE : ELETRIL INET PGE : RKE/ WIKE RELYS PGE : MPSEL ONNETORS PGE : PLSTI TUING OVERE ELETRI HRNESSES PGE : PLSTI TUING OVERE ELETRIL HRNESSES/
More informationLow Input Voltage, Low-Dropout 200mA Linear Regulator
Low Input Voltage, Low-Dropout 200mA Linear Regulator Description The is a CMOS low dropout, positive linear regulator with input voltage down to about 1.65V. The can deliver a guaranteed 200mA load current
More informationEMERGING DISPLAY CUSTOMER ACCEPTANCE SPECIFICATIONS EG64E00BCWU MODEL NO. : FOR MESSRS : EXAMINED BY : FILE NO. CAS ISSUE : OCT.
EXAMINED BY : FILE NO. CAS-50342 EMERGING DISPLAY ISSUE : OCT.25,2002 APPROVED BY: TECHNOLOGIES CORPORATION TOTAL PAGE : 1 0 VERSION : 4 CUSTOMER ACCEPTANCE SPECIFICATIONS MODEL NO. : EG64E00BCWU FOR MESSRS
More informationMUSIC. California Institute of Technology. HEMT Power Supply Precision Voltage Source. D. Miller 8/17/2011 REVISION RECORD LTR DATED: C31 5V_ID 10K
REVISION REOR EO NO: PPROVE: TE: V_I R 0K.V_REF V 0.uF _SHN V_IN GN GN U GN V_OUT_F V_OUT_S GN LT 0uF R 0k 0uF IN IN VOS_TRIM VOS_TRIM U N OPE OUT.V_REF R 0k 0uF IN IN VOS_TRIM VOS_TRIM U N OPE OUT 9 00pF
More informationCHV Series Vector Control Inverter Options. Operating Instructions for Tension Control Card
CHV Series Vector Control Inverter Options Operating Instructions for Control Card 1. Model and Specifications 1.1 Model The model of tension card is CHV00ZL. CHV series inverter can conduct constant
More informationSwitched Capacitor Circuits I. Prof. Paul Hasler Georgia Institute of Technology
Switched Capacitor Circuits I Prof. Paul Hasler Georgia Institute of Technology Switched Capacitor Circuits Making a resistor using a capacitor and switches; therefore resistance is set by a digital clock
More informationThe Study of a Digital Equivalent Capacitor Circuit
Vol.7, No. (0), pp. http://dx.doi.org/0.7/ijhit.0.7..0 The Study of a Digital Equivalent Capacitor Circuit QingHua Shang, Wenjie Cao, hen Huang and Xiaoqing hang School of Electrical and Electronic Engineering
More informationDATASHEET CA3162. Features. Description. Ordering Information. Pinout. Functional Block Diagram. A/D Converters for 3-Digit Display
DATASHEET CA A/D Converters for -Digit Display Features Dual Slope A/D Conversion Multiplexed BCD Display Ultra Stable Internal Band Gap Voltage Reference Capable of Reading 99mV Below Ground with Single
More informationB0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History
0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00
More informationLecture 46 Bode Plots of Transfer Functions:II A. Low Q Approximation for Two Poles w o
Lecture 46 Bode Plots of Transfer Functions:II A. Low Q Approximation for Two Poles w o ----------- ----------- w L =Q - w o πf o w h =Qw o w L ~ RC w h w L f(l) w h f(c) B. Construction from T(s) Asymptotes
More information05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0
0 - limentacion 0 - onector Externo 0 - daptacion Puerto Serie 0 - Modem SIM00 TT_VOLTGE VN_ TX TX_U RX_GSM RX_GSM HRGE_STTUS P. RX RX_U TX_GSM TX_GSM ST_ ST_ P. P. P. P. R 0 R 0 TR_U RI_U TR_GSM TR_GSM
More information