Revision History. EFM32 Wonder Gecko MCU Plugin. Rev. Description. Board Function. Page. EFM32 Wonder Gecko MCU Plugin Board
|
|
|
- Roger Shelton
- 5 years ago
- Views:
Transcription
1 EFM Wonder Gecko MU Plugin oard Function Page History Rev. escription Front Page EFM Microcontroller Initial Version. Imported from GG MU Plugin oard. EFM Power EFM onnectors Signal ssignments # Signal ssignments # Misc onnections EFM Wonder Gecko MU Plugin oard P P00 esigned: pproved: G OM oc No: <age ode> esign reated ate: Wednesday, ecember 0, 00 Front Page ocument number R00 reated ate Tuesday, February, 00 Modified ate Monday, ecember, 0 of
2 MU_P[..0] MU_P[..0] MU_P[..0] MU_P[..0] MU_PE[..0] MU_PF[..0] MU_PE0 MU_PE MU_PE MU_PE MU_PE MU_PE MU_PE MU_PE MU_PE MU_PE MU_PE0 MU_PE MU_PE MU_PE MU_PE MU_PE MU_PF0 MU_PF MU_PF MU_PF MU_PF MU_PF MU_PF MU_PF MU_PF0 MU_PF MU_PF MU_P0 MU_P MU_P MU_P MU_P MU_P MU_P MU_P MU_P MU_P MU_P0 MU_P MU_P MU_P MU_P MU_P MU_P0 MU_P MU_P MU_P MU_P MU_P MU_P MU_P MU_P MU_P MU_P0 MU_P MU_P MU_P MU_P MU_P MU_P0 MU_P MU_P MU_P MU_P MU_P MU_P MU_P MU_P MU_P MU_P0 MU_P MU_P MU_P MU_P MU_P MU_P0 MU_P MU_P MU_P MU_P MU_P MU_P MU_P MU_P MU_P MU_P0 MU_P U 0 / L_SEG / EI_ / TIM0_0 #0, / TIM0_0 # / PRS_H0 #0 / I0_S #0 / LEU0_RX # / GPIO_EMWU #0 / L_SEG / EI_0 / TIM0_ #0, / PRS_H #0 / I0_SL #0 / MU_OUT # 0 / L_SEG / G_T0 # / EI_ / TIM0_ #0, / MU_OUT0 #0 E / L_SEG / G_T # / EI_ / TIM0_0 #0 / LES_LTEX / U0_TX # E / L_SEG / G_T # / EI_ / TIM0_ #0 / LES_LTEX / U0_RX # E / L_SEG / G_T # / EI_ / TIM0_ #0 / LES_LTEX / LEU_TX # H / L_SEG / G_TLK # / EI_ / LEU_RX # / GPIO_EMWU # H / L_SEG / EI_STFT J / L_SEG / EI_LK / TIM_0 #0 J / L_SEG / EI_TEN / TIM_ #0 K 0 / L_SEG / EI_VSN / TIM_ #0 J / L_SEG / EI_HSN K / L_P_P / EI_ / TIM_0 # L / L_P_N / EI_0 / TIM_ # / L_EXT / EI_0 / TIM_ # / L_SEG / EI_ / TIM_ #0 E F 0 / L_SEG / EI_ / TIM_0 # F / L_SEG / EI_ / TIM_ # F / L_SEG / EI_ / TIM_ # F / L_SEG0 / L_OM / EI_ / US_TX # / PNT_S0 # G / L_SEG / L_OM / EI_0 / US_RX # / PNT_S # G / L_SEG / L_OM / EI_ / US_LK # K / L_SEG / L_OM / EI_ / US_S # L / LFXTL_P / TIM_0 # / US_LK #0 / US0_TX # J / LFXTL_N / TIM_ # / US_S #0 / US0_RX # J / EI_0 / U_TX # L 0 / EI_0 / U_RX # L / 0_OUT0 / OP_OUT0 #0 / LET0_O0 # / TIM_ # / I_S # L / 0_OUT / OP_OUT #0 / LET0_O # / I_SL # L / HFXTL_P / LEU0_TX # / US0_LK # / US0_LK # / HFXTL_N / LEU0_RX # / US0_S # / US0_S # / G_T # H J 0 / MP0_H0 / OP_OUT0 # / EI_ / TIM0_ # / PRS_H #0 / US_TX #0 / I0_S # / US0_TX # / PNT0_S0 # H / MP0_H / OP_OUT0 # / EI_ / TIM0_ # / PRS_H #0 / US_RX #0 / I0_SL # / US0_RX # / PNT0_S # J / MP0_H / OP_OUT0 # / EI_ / TIM0_0 # / US_TX #0 K / MP0_H / OP_OUT0 # / EI_NNRen / TIM0_ # / US_RX #0 L / MP0_H / OP_P0 / EI_ / LET0_O0 # / TIM0_ # / US_LK #0 / I_S #0 / PNT_S0 #0 G0 / MP0_H / OP_N0 / EI_NNWen / LET0_O # / US_S #0 / I_SL #0 / PNT_S #0 G / MP0_H / G_TLK # / EI_0 / LEU_TX #0 / I0_S # 0 / MP0_H / G_T0 # / EI_0 / LEU_RX #0 / I0_SL # / MP_H0 / EI_ / TIM_0 # / US0_S # 0 / MP_H / EI_0 #, / TIM_ # / US0_LK # / GPIO_EMWU # 0 / MP_H / TM0 / EI_0 #, / TIM_ # / US0_RX # / MP_H / TM / EI_LE #, / US0_TX # U EFMWG0F L K 0 / 0_H0 / OP_OUT0 # / OP_OUT # / US_TX # / PNT_S0 #0 J / 0_H / OP_OUT # / TIM0_0 # / US_RX # / PNT_S #0 J0 / 0_H / EI_ / TIM0_ # / US_LK # J / 0_H / OP_N / G_T #0, / TIM0_ # / US_S # H / 0_H / OP_P / G_T #0, / LEU0_TX #0 H0 / 0_H / OP_OUT #0 / G_T #0, / LEU0_RX #0 H / 0_H / OP_P / G_T0 #0 / LET0_O0 #0 / TIM_0 # / LES_LTEX0 / I0_S # / US_RX # / MP0_O # / PNT0_S0 # H / 0_H / OP_N / G_TLK #0 / LET0_O #0 / TIM_ # / LES_LTEX / I0_SL # / US_TX # / MP_O # / PNT0_S # / MU_OUT0 # / K_V / MU_OUT # / L_SEG / EI_S0 0 / L_SEG / EI_S / L_SEG0 / EI_S / L_SEG / EI_S H / G_T # J / TM0 / I0_S # / TM / I0_SL # E E0 E0 / EI_0 / TIM_0 # / U0_TX # / I_S # / PNT0_S0 # F0 E / EI_0 / TIM_ # / U0_RX # / I_SL # / PNT0_S # E E / K_VOUT / EI_0 #0 / TIM_ # / U_TX # / MP0_O # E / K_STT / EI_0 #0 / U_RX # / MP_O # E / L_OM0 / EI_ / US0_S # E / L_OM / EI_ / US0_LK # E / L_OM / EI_ / US0_RX # E / L_OM / EI_ / US0_TX # E / L_SEG / EI_0 / PRS_H # / PNT_S0 # E / L_SEG / EI_ / PNT_S # E0 / L_SEG / EI_ / TIM_0 # / US0_TX #0 E / L_SEG / EI_ / TIM_ # / LES_LTEX / US0_RX #0 E / L_SEG / EI_ / TIM_ # / LES_LTEX / US0_LK #0 / US0_RX # / I0_S # / MU_OUT # E / L_SEG / EI_ / LES_LTEX / US0_S #0 / US0_TX # / I0_SL # / MP0_O #0 / GPIO_EMWU # E / L_SEG0 / EI_ / TIM_0 #0 / LEU0_TX # E / L_SEG / EI_ / TIM_ #0 / LEU0_RX # E F0 / G_SWLK / LET0_O0 # / TIM0_0 # / LEU0_TX # / US_LK # / I0_S # F / G_SWIO / LET0_O # / TIM0_ # / LEU0_RX # / US_S # / I0_SL # / GPIO_EMWU # F / L_SEG0 / G_SWV #0, / EI_RY / TIM0_ # / LEU0_TX # / MP_O #0 / GPIO_EMWU # F / L_SEG / US_VUSEN / EI_Ren #0, / TIM0_ #, / PRS_H # F / L_SEG / EI_L0 / TIM0_0 # / U0_TX #0 F / L_SEG / EI_L / TIM0_ # / U0_RX #0 F / L_SEG / G_TLK # / EI_Wen # / TIM0_ # 0 F / L_SEG / G_T0 # / EI_Ren # F0 / US_M / U_RX # F / US_P / U_TX # F / US_I esigned: pproved: G OM oc No: <age ode> esign reated ate: Wednesday, ecember 0, 00 EFM Wonder Gecko MU Plugin oard EFM I/O ocument number R00 reated ate Tuesday, pril 0, 00 EFMWG0F Modified ate Monday, ecember, 0 of
3 Reset ircuit V EFM Power and ecoupling U FPG_MU_#RESET MUG_#RESET V ecoupling U GN R 0k R 0k V LVG GN GN V U LVG LVG GN R 0 R 0 R0 0 SW GN 0 00N EFM_RESET V GN LE RE Q FV0P R EFM_RESET VMU L R LM0S R 0U VU US_VREGI US_VREGO TP US_VUS GN U K RESET US_VUS 0 US_VREGI US_VREGO L0 K V_0 K V_ V_ K0 K _0 L EOUPLE F U GN V_REG F G IOV_0 L IOV_ H IOV_ G IOV_ IOV_ IOV REG F G K G H EFMWG0F 00N VU 00N 00N 00N 00N 00N 00N VMU GN R 0U GN ackup Power + GN R0 K_V P.MM_O_ELL US Over urrent protection V US_VUSEN L0 LMPGS R0 0M GN 00N GN U FLG EN P OUT OUT EXP_P GN GN US_VUS U R 0M O_FULT LE V LE YELLOW Q FV0P US_STTUS_LE US STTUS LE R 0K V LE LUE Q SSW EFM US Regulator ecoupling VREG_OUT LE V VMU R0 R0 TP0 KO_0 GN U US_VREGO R 0M R 0K V R0 K LE Q SSW GN High Frequency lock P GN R0 X.0MHz GN P HFXTL_N HFXTL_P P US_Micro_ US_O_FULT R0 US onnection and ES protection GN R0 US VUS Power LE V R 0M GN R K US_VUS R TP0 KO_0 R R R GN US_VREGO US_VREGI Low Frequency lock R X LFXTL_N LFXTL_P R K U P.kHz P GN GN I + - VUS GN GN L0 IP0Z R R R LMPGS R R US_I US_P US_M US_VUS Q SSW GN LE VUS LE R 0K R M US_VUS GN esigned: pproved: OM oc No: <age ode> esign reated ate: Wednesday, ecember 0, 00 ocument number R00 GN GN EFM Wonder Gecko MU Plugin oard EFM Power & US reated ate Modified ate Wednesday, July, 00 Monday, ecember, 0 of
4 P P V VMU_ VMU_ V V VMU_ VMU_ V EFM_[..0] EEPROM_WP EFM_ EFM_0 EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_0 EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_0 EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_0 EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_0 EFM_ GN SE_00_0_L GN EFM_0 EFM_ EFM_ EFM_ EFM_ EFM_ EFM_0 EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_0 EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_0 EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ V EFM_ EFM_ EFM_[..0] I_S I_SL EFM_0 EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_0 EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_0 EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_0 EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_0 EFM_ GN SE_00_0_L GN EFM_0 EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_0 EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_0 EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ V V Q SSW GN R K LE VMU TP KO_0 R0 0K TP0 KO_0 TP KO_0 GN GN GN V GN TP KO_0 TP0 KO_0 R K LE VMU_ 00N 00N 0U VMU R0 V 00N 00N 0U I_S I_SL V U S SL 0 WP V R 0K EEPROM_WP EI/TFT Switches power supply V L00 LM0S R0 0 U U0 GN SHN OUT J T0 TP00 R00 00K R0 00K V_SW U GN VMU_ 00N GN 0 00N 0U R GN V 00N GN 00N 0U U V 0 GN V GN 0 esigned: pproved: G OM oc No: <age ode> esign reated ate: Wednesday, ecember 0, 00 GN EFM Wonder Gecko MU Plugin oard EFM onnectors ocument number R00 reated ate Monday, March, 00 Modified ate Monday, ecember, 0 of
5 P onnections P onnections MU_P[..0] _US_ONNET_EI MU_P0 MU_P MU_P MU_P U00 OM OM 0 OM OM N N N N NO NO NO NO TS0 EFM_0 EFM_ EFM_ EFM_ EFM_[..0] EI_ EI_0 EI_ EI_ EFM_ EFM_ EFM_ EFM_ EFM_[..0] MU_P[..0] MU_P0 MU_P MU_P MU_P MU_P MU_P MU_P EI_R EI_R EI_R EI_R EI_R0 EI_R EI_R EFM_ EFM_ EFM_ EFM_ EFM_0 EFM_ EFM_ EFM_[..0] EFM_[..0] MU_P MU_P MU_P MU_P MU_P U0 OM OM 0 OM OM N N N N NO NO NO NO TS0 EFM_ EFM_ EFM_ EFM_ EFM_ EI_ EI_ EI_ EI_ EFM_ EFM_0 EFM_ EFM_ MU_P MU_P EFM_ EFM_ R LFXTL_N MU_P U_TX# EFM_ MU_P0 U_RX# EFM_ MU_P 0_OUT0 EFM_ MU_P 0_OUT EFM_ MU_P R R R R LFXTL_P EFM_ EFM_ URT_TX EFM_ EFM_ URT_RX EFM_ EFM_ UIO_OUT_RIGHT EFM_ EFM_ UIO_OUT_LEFT EFM_ MU_P MU_P MU_P0 MU_P MU_P MU_P MU_P U0 OM OM 0 OM OM N N N N NO NO NO NO TS0 EFM_ EFM_ EFM_0 EFM_ EFM_ EFM_ EFM_ EI_LK EI_TEN EI_VSN EI_HSN EFM_ EFM_ EFM_ EFM_ MU_P MU_P R R0 R HFXTL_P HFXTL_N R 0M EFM_0 EFM_ R 0M V R K R K _US_ONNET_EI EFM_ MU_EI_ONNET R Q SSW _US_ONNET_SPI EFM_ MU_SPI_ONNET 0K R 0K Q SSW GN P onnections MU_P[..0] MU_P0 MU_P MU_P MU_P MU_P MU_P MU_P MU_P MU_P MU_P MU_P0 USRT_TX#0 USRT_RX#0 USRT_LK#0 USRT_S#0 LEURT_TX#0 LEURT_RX#0 EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_0 EFM_ EFM_ EFM_[..0] EFM_ FPG_SPI_MOSI EFM_ EFM_ FPG_SPI_MISO EFM_ EFM_ FPG_SPI_LK EFM_0 EFM_ FPG_SPI_S EFM_ EFM_ LEURT_TX EFM_ EFM_ LEURT_RX EFM_ EFM_[..0] V_SW U00 0 EN GN TS0 GN V_SW U0 0 Switch power 0 U0 EN GN TS0 US_VUS R U EFM Variable Voltage Regulator 00N R 0K U SHN LPIL-J OUT OUT SET FULT GN GN_HET GN GN GN N R0 0K R 0K 0 00N R U US_VREGO EN GN TS0 GN esigned: pproved: G OM oc No: <age ode> esign reated ate: Wednesday, ecember 0, 00 EFM Wonder Gecko MU Plugin oard Signal ssignments # ocument number R00 reated ate Modified ate Monday, ugust 0, 00 Monday, ecember, 0 of
6 P onnections PE onnections MU_P[..0] EFM_[..0] EFM_[..0] MU_P NLOG_SE_ EFM_ MU_PE[..0] EFM_[..0] EFM_[..0] R GN ebug Trace emux 0P R EFM_0 EFM_0 US_LK_# EFM_ MU_PE0 MU_PE MU_PE MU_PE MU_PE MU_PE MU_PE MU_PE US0_S_# US0_LK_# US0_RX_# US0_TX_# EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_0 EFM_ EFM_ EFM_ EFM_ FPG_#T US_STTUS_LE US_O_FULT EFM_ EFM_ S_MIROS EFM_ EFM_ LK_MIROS EFM_ EFM_0 MISO_MIROS EFM_ EFM_ MOSI_MIROS EFM_ MU_P MU_P MU_P MU_P U0 OM OM 0 OM OM N N N N NO NO NO NO TS0 EFM_ EFM_ EFM_ EFM_ EFM_ US_S_# / TOUH_0 EFM_ EFM_ TOUH_ EFM_ EFM_ TOUH_ EFM_ EFM_ UIO RIGHT EFM_0 G_T G_T G_T G_T0 EFM_0 EFM_ EFM_ EFM_ MU_PE MU_PE MU_PE0 MU_PE U0 OM OM 0 OM OM N N N N NO NO NO NO TS0 EFM_ EFM_ EFM_ EFM_ EI_0 EI_ EI_ EI_ EFM_ EFM_ EFM_ EFM_ U0 MU_P OM OM 0 OM OM GN MU_P U0 MU_P MU_P0 MU_P MU_P MU_P MU_P MU_P OM OM 0 OM OM N N N N NO NO NO NO TS0 K_V N N N N NO NO NO NO TS0 MU_SPI_ONNET I0_S# I0_SL# EFM_ EFM_ EFM_ EFM_ EFM_ EFM_0 EFM_ EFM_ EFM_ EFM_ UIO LEFT EFM_ G_TLK EFM_ EFM_ K_V EI_S0 EFM_ EI_S EFM_ EI_S EFM_ EI_S EFM_ EFM_ MU_SPI_ONNET EFM_ I_US_S EFM_ EFM_ I_US_SL EFM_ EFM_[..0] MU_PE MU_PE MU_PE MU_PE U0 OM OM 0 OM OM _US_ONNET_EI TS0 Reset connections EFM_0 EFM_ N N N N NO NO NO NO EFM_ EFM_ EFM_ EFM_ FPG_MU_#RESET MUG_#RESET EI_ EI_ EI_ EI_ EFM_0 EFM_ EFM_ EFM US_ONNET_EI V_SW GN EFM_0 R 00K PF onnections MU_PF[..0] MU_P[..0] _US_ONNET_EI MU_PF0 MU_PF MU_PF MU_PF MU_PF MU_PF MU_PF0 MU_PF MU_PF MU_PF MU_PF MU_P EFM_[..0] U OM OM 0 OM OM G_TK_SWLK G_TMS_SWIO R US_VUSEN US_M US_P US_I N N N N NO NO NO NO TS0 R G_TO_SWO EI_RY EI_L0 EI_L EFM_ EI_WEN EI_REN EI_LE EFM_0 EFM_ EFM_ EFM_ EFM_ EFM_ EFM_ EFM_0 EFM_ EFM_ EFM_ EFM_[..0] EFM_ EFM_ EFM_ EFM_0 G_TK_SWLK EFM_ EFM_ G_TMS_SWIO EFM_ EFM_ G_TO_SWO EFM_ EFM_ US_VUSEN EFM_[..0] U0 0 EN GN TS0 GN V_SW U0 0 EN GN TS0 GN esigned: pproved: G OM oc No: <age ode> esign reated ate: Wednesday, ecember 0, 00 U0 U0 0 0 EN GN EN GN TS0 TS0 U0 U 0 EN GN EN GN TS0 TS0 Switch power EFM Wonder Gecko MU Plugin oard Signal ssignments # ocument number R00 reated ate Modified ate Tuesday, ugust 0, 00 Monday, ecember, 0 of
7 MU_P[..0] EFM_[..0] EFM_[..0] MU_P0 GN 0P R EFM_ 0P R R US_MOSI_# NLOG_IFF_N EFM_ MU_P R0 R US_MISO_# NLOG_IFF_P R R EFM_ TOUH_ EFM_ EFM_ 0P GN EFM Wonder Gecko MU Plugin oard esigned: pproved: G OM oc No: <age ode> esign reated ate: Wednesday, ecember 0, 00 Misc onnections ocument number R00 reated ate Monday, March, 0 Modified ate Monday, ecember, 0 of
EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface
EFM US Type- 0 W harger History oard Function Title Page EFM & User Interface oard Power Page Rev. escription 00 Prototype version. 0 Initial release version. VUS Voltage Regulator ebug MU ebug Misc. P
EFM32 Tiny Starter Kit. EFM32 Tiny Starter Kit. Revision History. Page. Board Function. Rev. Description. Title Page 1 A00.
oard Function Page Title Page User Interface Rev. 00 History escription Initial Release Signal ssignments EFM I/O 0 Swapped L-com pins dded Resistor R0 EFM Power 0 hanged R, R to lower values L Power +
Revision History. EFM32PG12 Pearl Gecko STK. Description. Board Function Page. EFM32PG12 Pearl Gecko Starter Kit. Title Page 1.
EFMPG Pearl Gecko STK oard Function Page Title Page User Interface Rev. 00 History escription Initial release EFM Signal ssignments 0 hanged to rev of EFM EFM Power EFM I/O STK oard ontroller dvanced Energy
Revision History. EFR32 Mighty Gecko Dual PHY Radio Board. 2.4 GHz 13dBm / MHz 14 dbm, DCDC to PAVDD. Board Function Page. Rev.
EFR Mighty Gecko ual PHY Radio oard. GHz dm / 868-9 MHz dm, to PV oard Function Page Title Page History Rev. escription. GHz RF, ntenna & Power 00 Prototype version. SubGHz RF, ntenna & Power EFR, PRO
Feature rich starter kit for evaluation, prototyping and application development for the EFM32 Gecko MCU family with the ARM Cortex-M3 CPU core.
USER MANUAL Starter Kit EFMG8XXSTK Feature rich starter kit for evaluation, prototyping and application development for the EFM Gecko MU family with the ARM ortexm PU core. Main features; Advanced Energy
S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.
Title Page lock iagram MU & rduino Headers OSM & Power Supply On-board Peripherials Revisions Rev escription ate -Jun- V.0 -Feb- pproved Microcontroller Product Group 0 William annon rive West ustin, T
Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz
V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion
KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power
KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO
X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies
Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested
2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM
Table of ontents Notes MS0LGLK Touch Sensors Touch Sensors Power OSM US OM L Revisions Rev escription X First raft X Replaced, M RN with sigle resistors Updated Power section Swapped LE_ER, with ER, to
Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header
esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use
Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:
Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and
3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)
NXP VKIT-SZV Table of ontents 0 LOK IGRM N NOTS 0 I/O Headers 0 Power/MU 0 Peripherals 0 US/OSM Revisions Rev escription esigner ate X Initial raft 00 Release 0/0/ X hanged MU to SZV 0// U T I O N : This
L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE
LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE
NXP Automotive S12ZVMBEVB C U S T O M E R E V B
NXP utomotive SZVMEV U S T O M E R E V Table of ontents 0 PWR SUPPLY / LIN INTERFE 0 ZZVM MU 0 MOTOR ONTROL 0 NLOG SENSE 0 USER PERIPHERLS 0 OSM Revisions Rev escription X Initial raft 00 Release Prototype
Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11
Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &
Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page
Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient
Built on Dec /1/2018 Rev00. Project:STM32L4 Quadcopter Description: Quadcopter Control Board ...
Project:STML Quadcopter escription: Quadcopter ontrol oard //0 Rev uilt on ec-0 Page Index Page Index Page Index Page Index OVER PGE ONNETIONS: TTERY & ES ONNETIONS: LOW VOLTGE POWER: TTERY POWER: US POWER:
RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7
Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM
LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM
MU LE POWER STGE MU MX LI LI_TX LI_RX THERMISTOR- MX_RX MX_TX MX_E MX_/RE EN_ EN_ EN_ EN _ V LE Power Stage LE POWER STGE LE+ LE- LE+ LE- R R 0 J 0 Way 0 LI_TX LI_RX MX_RX MX_TX MX_E MX_/RE V LE Power
Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.
lock iagram Ethernet PoE Level Translators SPI HNSHKE URT tmega U US ISP MHz User button Leds Wi-Fi Module U GPIO Headers micros US US Host MHz lock iagram Size ocument Number Rev Yun ate: Thursday, January,
For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!
JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z
05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0
0 - limentacion 0 - onector Externo 0 - daptacion Puerto Serie 0 - Modem SIM00 TT_VOLTGE VN_ TX TX_U RX_GSM RX_GSM HRGE_STTUS P. RX RX_U TX_GSM TX_GSM ST_ ST_ P. P. P. P. R 0 R 0 TR_U RI_U TR_GSM TR_GSM
LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3
MU THERMISTOR- MU LI_RX LI_TX LI_RX LI_TX MX_TX MX_RX MX_/RE MX_E MX_TX MX_RX MX_/RE MX_E MX_LI +.V_MU R 0K R 0K R R R R LE_POWER_STGE - Out GN J LE- -V LE Power Stage LE_POWER_STGE - Out GN J LE- -V LE
REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK
REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown
Quickfilter Development Board, QF4A512 - DK
Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U
Renesas Starter Kit for RL78/G13 CPU Board Schematics
Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port
University of British Columbia Physics & Astronomy Department Scuba2 Project 6224 Agricultural Road Vancouver BC V6T 1Z1 Canada
PSU- ll Sheets PSU_S_0_.Schoc;PSU_S_0_.Schoc;PSU_S_0_.Schoc S-0 ate: //00 Time: :: PM File: MSTERSHEET.SHO Sheet of University of ritish olumbia Physics & stronomy epartment Scuba Project gricultural Road
01 TITLE PAGE 02 MCU 03 DEBUG INTERFACE 05 POWER BRIDGE 06 MOSFET DRIVERS / VI SENSING XSKEAZ128REFDES
Table of ontents 0 TITLE PGE 0 MU 0 EUG INTERFE 0 SUPPLY 0 POWER RIGE 0 MOSFET RIVERS / VI SENSING utomotive Product Group 0 William annon rive West ustin, T 9 esigner:. ZUZEK rawn by:. ZUZEK pproved:
PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]
![PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]](/thumbs/87/96361917.jpg "PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]")
V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH
PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]
![PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]](/thumbs/77/75221431.jpg "PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]")
STTTW STTLKW POW[:0] PTW[:0] SYNHW PLKW Sheet_ STTTS STTLKS POS[:0] PTS[:0] SYNHS PLKS Sheet_ Spareates PLKS SYNHS PTS[:0] POS[:0] STTLKS STTTS MLKS MTS Sheet_ PLKW PLKS SYNHW SYNHS PTW[:0] PTS[:0] POW[:0]
Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA
Table of ontents Title Page Notes Rev X escription Original Release Revisions ate Nov--0 pproved Production Release ec--0 Production Release Feb--0 Microcontroller Solutions Group 0 William annon rive
ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board
ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).
FRDM-KL27Z. 1 Title 2 Block Diagram 3 KL27Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Rev Description Date Approved
Table of ontents Title lock iagram KLZ MU OpenS INTERFE I/O Headers and Power Supply Revisions Rev escription ate pproved X Initial draft July, Release July, J, J, J, J, J, J, J, J, J, T, TP and TP Populate
8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1
isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty
NOTE: please place R8 close to J1
Sheets, & /M_RESET PST T T0 +.V_MU R 0K /M_RESET PST T T0 +.V_MU 0.uF NOTE: please place J close to the edge of the P so that the debug cable is clear of the P when attached to the board J 0 0 M Header
MSP430F16x Processor
MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_
Reference Schematic for LAN9252-HBI-Multiplexed Mode
Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM
FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.
[K-] K- K Evaluation oard Rev.0 GENERL ESRIPTION The K- is an evaluation kit for the K; a digital signal processor (SP) with channels digital data interface. It realizes an easy evaluation of the audio
All use SMD component if possible
R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off
AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index
XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please
FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13
Table of ontents Title lock iagram KEZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Initial raft Revisions. Remove Motor ontrol onnector J. Remap J, J, J, J pinout. dd one series resister
LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND
R White R Red _TX_Q_P J 0-0 0 _TX_I_P _TX_I_N _TX_Q_P _TX_Q_N L _TX_I_P _TX_I_N.R -d ttenuator.r.r 00pF_0V JP SM _TX_Q_P _TX_Q_N _TX_Q_P _TX_Q_N GN VV VV VV_TX VV VV VV_TX Modulator L L PowerSupply J POWER
XIO2213ZAY REFERENCE DESIGN
XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE
5V_EXT J3-1 J3-1 5CSX_4A_IO39 5CSX_4A_IO37 5CSX_4A_IO40 UART0_CTS 5CSX_4A_IO32 UART0_RTS 5CSX_4A_IO29. 5CSX_IOp0 5CSX_IOn0. 5CSX_IOp1 5CSX_IOn1
JTG hain US to URT L RJ Socket PHY Micro S ard Socket HPS IO 空置 00-00 Soaseoard.(Final) PHY connect_.v V_EXT JTG_FPG_TO S_LK connect_.v SX IO N_RX connect_.v URT_TS URT_RTS RT_T S_ S_M S_T S_T S_T S_T0
VCC 21 VCC 52 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD
POWER ELETRONIS **- Switching Power Regulation** V and.v outputs are isolated from High Voltage, but not each other Isolated Power Supply power.sch FTI US URT FTI US URT ftdi_uart.sch SLOOP_TRL HRG_TRL
B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History
0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00
THAT Corporation. QSC Digital Cinema Monitor DCM-2/DCM-3 Monitor Board
anyone without the written permission of THT orporation. escription ate 00 Released // 0 Per EO # /0/ pproved ataports,,, -00.SH VMON & IMON Input Select of -00.SH UNLESS OTHERWISE NOTE: ataports E,F,G,H
J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET
GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP
Geography Revision plans 2017/18
Geography Revision plans 2017/18 Day Date WK Examinations Topic/Skill Focus ssessment HWK/Revision to be set January 3 Revision guide Physical geography Wednesday topics Thursday 4 Friday 5 Monday 8 Tuesday
Calypso Customer EVB 324 BGA Daughter Card (X-MPC574XG-324DS)
alypso ustomer EV G aughter ard (X-MPXG-S) Table Of ontents: Power - alypso power pins footprint Power - alypso ecoupling apacitors GPIO - alypso GPIO pins of GPIO - alypso GPIO pins of locks us Termination
CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-
SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_
Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode
Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM
Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.
Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT
XBee Interface Board XBIB-U-DEV TH/SMT Hybrid
0 ONI N RST V X_V P ONRVSM00 X_V Populate jumper to switch rf output to onboard RPSM P TSW00S SW T00Q SW T00Q R 0 X_V R0 TI TMS T TO R IN T R P TSW0 0 0 urrent Testing TSW00S P R OUT IO RSSI_PWM PWM TR/PIN_SP
DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.
R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H
H-LCD700 Service Manual
H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug
Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09
Table of ontents Notes F & PL MRM, S & SFLSH OPTIONL PORT Rev X0 escription onvert into FSL template Revisions X ll parts FL //0 X Replaced U with the correct part //0 X X Replaced some components with
+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:
+V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V
HF SuperPacker Pro 100W Amp Version 3
HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project
SM XBEE MODULE XBEE SMT MODULE NC GND GND RF_SELECT VCC COMM/AD0/DIO0 AD1/DIO1 DOUT/DIO13 AD2/DIO2 DIN/CONFIG/DIO14 DIO12 AD3/DIO3 RESET RTS/DIO6
0 ONI N RST SW T00Q R 0 X_V R0 TI TMS T TO R IN T R V P TSW0 0 urrent Testing TSW00S P R OUT IO RSSI_PWM PWM X_V 0 0u/0V R R R R R R TR/PIN_SP 0u 00n p.p X_OUT X_IN X_IO X_RST X_PWM X_/MS_X X_TR/PIN_SP
System Impact Assessment Addendum #2 Greenfield & St. Clair Energy Centres
IESO_REP_0292 System Impact Assessment Addendum #2 Greenfield & St. lair Energy entres onnection Assessment & Approval Process Issue 3.0 Greenfield Energy entre AA I 2004-167 Applicant: Greenfield Energy
15A 10A 15A 15A. Front View. SAEJ1939 Connect
RL Main Relay +T T + F 0 F 0 F 0 0 F F 0 0 F 0 F 0 F SW Key_ Switch -T MultI Front View. WUP. V... IOU MILE V... IOU RER V... J 0-.- SEJ99 onnect. N 0R. N H. N L OUT.0 N. N0.. N0 N.. N0 N.. N0 N. +T F.
PTN3356 Evaluation and Applicaiton Board Rev. 0.10
E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,
P&E Embedded Multilink Circuitry
MP PWM_LE MP PWM_LE.Sch MP Power MP Power.Sch MP USER_LE MP USER_LE.Sch P&E Embedded Multilink ircuitry MP MU MP MU.Sch MP_9_Temp_Sensor MP_9_Temp_Sensor.Sch RESET KG RESET_TO_TGT_PSS GN_TO_TGT_PSS TGT_TX
Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.
lock iagram I R Select I/SPI Mode Select MLK Source ommunication PG. US to I/SPI IS Signals PG. nalog Inputs PG. IS Interface Line-In / Microphone nalog Outputs PG. Headphone SGTL PG. igital Header P PSI
VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD
POWER ELETRONIS **- Switching Power Regulation** V and.v outputs are isolated from High Voltage, but not each other Isolated Power Supply power.sch FTI US URT FTI US URT ftdi_uart.sch Safety Loop Wiring
3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0.
.V_MU.V_MU N V0LT P V N V N V N V N V 0.0U ES solution 0 0.0U J 0.0U J 0.0U J PV TP 0.U U 0 V WP SL VSS S T0 R 0 0 R R.K.K _WP_ R.K SU_SL SU_S SU_S R.V TP TP TP TP0 G J 0 00 TP TP TP TP TP TP R R R R R+
+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:
+V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0
Revisions Rev Description X1 A. Designer J.Sanchez J.Sanchez B Initial Release J.Sanchez. Prototype C A U T I O N :
SKEV-Q U S T O M E R E V Table of ontents TITLE N NOTES Notes and lock iagram SK MU OPEN S Power Supply/SW I/Os HEERS Revisions Rev escription X Prototype esigner J.Sanchez J.Sanchez Initial Release J.Sanchez
C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.
Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P
PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.
R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument
Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0
Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP
JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD
fb_inj fb_inj JS0 JS JS U JS Vsyn JS V PT/K 0 VSS PT/K GMXF- GMXF PT/K OS- JS OS PT/K OS- OS PT/K Squirt- RST PT/K ccel- PT0 PT/K Idle- JS Warmup- PT PT0/K0 FP- PT VSS 0 PT V TX- PT PT/ 0 JS JS0 RX- PT0/Tx
nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev.
nrf0-mk V.0 n Open-Source, Micro evelopment Kit for IoT pplications using the nrf0 So Revision History Function escription Page Rev. escription Title Sheet V.0 The First Release Power Supply US.0 Hub PLink
1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766
OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H
NHT Pro. A20 Digital Meter. From Low. Voltage 3 R814. Power 3. Supply. From Left Power Amp. From. Rigjht 2. Amp R810 4.
igital Meter R0.K V 0 0.UF U0 R 0 V R0 K 0 0.uF 0.V R9 R K K V V V 0 09 0 N0 0UF/V Low 0UF/V 00UF/V R R 00K 00K 0 pf Left N0 0 N N 0 VR0 0K 0 0.uF R 0M 0 0.uF k U0 9 0 V0 0.uF N0 V PI 0 09 R R 0 SPL GREEN
Changed in Rev.3. Title. Revision: Size: A4 Number:
ontent:. R Memory. Nand Flash, I, SPI Memory, S card. Ethernet M. Ethernet Phy 0. Ethernet Phy. RS-, ebug RS-, User leds, Relay leds. N0, N, External RT. US, US power switch. L onnector, Expansion onnector,
DP CoiNel Technology Solutions LLP GND GND GND GND. ETH_RST is connected to P1.28 GND GND GND GND GND GND GND GND GND ED 1. Vcc O 3 GND IOGND 35
V K R L FR nf nf Vcc E O MHZ_LK ENET_REF_LK ENET_MIO ENET_M MHZ_LK.K R Y OS_MHz LE_LK LE_SPEE LE_T nf is connected to P. ENET_TX ENET_TX ENET_RS ENET_RX ENET_RX ENET_REF_LK ENET_M ENET_MIO nf ENET_TX ENET_TX
Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N
NOTES: ISION LOK. Unless otherwise stated: Resistors are mw, % tolerance. apacitors are V, % tolerance.... J Port and Net Name scopes for this project are: Port NOT Global (connected via Sheet Symbols)
Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information.
PGE PGE X00 & X00 hip H/W onfiguration Pins MHz rystal RJ- onnector o H ebugger onnector I onfiguration EEPROM (T0) Power and y-pass apacitors Serial us Schematic: I : I EEPROM SPI : T EEPROM (optional)
Generated by Foxit PDF Creator Foxit Software For evaluation only.
I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software
VAR-AM35CustomBoard v2.3b. Revision History CONTENT
VR-Mustomoard v. ision History.0.0 dded Features: Port US omposite Video Out VR-SOM-xx Support VR-SOM-xx ssembly.0 VR-SOM-xx ssembly.. VR-SOM-Mxx ssembly option VR-SOM-xx ssembly ONTENT PGE NO. SHEMTI
Dev Board for CC IMX28. Mechanicals Board Size should be 7 X 8 inches Group similar connections together (ENET, USB, UART, etc) H5 ANT1
0 S oard Size should be X inches roup similar connections together (NT, US, URT, etc) S URT T OUT NT Power Supplies TM US0 (OT) umpers and switches need to be organized in functional groups and labeled
AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%
K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.
PCB NO. DM205A SOM-128-EX VER:0.6
V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V
ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B
IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN
DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND
TP RN V_ORE N_ N TP LKORY_ N_ LKORY S S_ TP RE TP LU EUT_ VP SLK SLK V V_E VIOLET TP VP XTL XTL R LKORY_ RN R TP LKORY_ N_ TP LKORY_ N_ LKORY S S_ RE TP LU EUT_ TP VP SLK V V_E VIOLET TP VP XTL XTL RN
EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system.
P-M-IO igital IO Module User Manual This document contains information on the IO digital IO module for the RS P system. Version v.0, 0/0/00 P-M-IO Manual ontents. igital IO Module. igital Outputs.... Using
VAR-OM35CustomBoard v2.3 Revision History CONTENT
VR-OMustomoard v. ision History.0.0 dded Features: Port US omposite Video Out VR-SOM-xx Support VR-SOM-xx ssembly.0 VR-SOM-xx ssembly.. VR-SOM-Mxx ssembly option VR-SOM-xx ssembly ONTENT PGE NO. SHEMTI
AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%
K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.
Channel V/F Converter
00 Wesbrook Mall Vancouver,.., anada VT - 0 -Nov-000 :: H:\0\sheet_.SH wg. No.: ate: File: Revision: Sheet of Time: 0 hannel V/F onverter wg List: rawn y: P. ennett isk: 0 0 0 J IN+ IN- IN+ IN- IN+ IN-
ADC_1_AN[5]/SIUL_GPIO[64]/E[0] 49 ADC_0_AN[5]/SIUL_GPIO[66]/E[2] ADC_0_AN[7]/SIUL_GPIO[68]/E[4] ADC_0_AN[8]/SIUL_GPIO[69]/E[5]
![ADC_1_AN[5]/SIUL_GPIO[64]/E[0] 49 ADC_0_AN[5]/SIUL_GPIO[66]/E[2] ADC_0_AN[7]/SIUL_GPIO[68]/E[4] ADC_0_AN[8]/SIUL_GPIO[69]/E[5]](/thumbs/94/118080352.jpg "ADC_1_AN[5]/SIUL_GPIO[64]/E[0] 49 ADC_0_AN[5]/SIUL_GPIO[66]/E[2] ADC_0_AN[7]/SIUL_GPIO[68]/E[4] ADC_0_AN[8]/SIUL_GPIO[69]/E[5]")
U V_SYS ETIMER0_ET0 ETIMER0_ET SPI_S0* SPI_SK SPI_SOUT SPI_SIN FLEXPWM0_FULT0 SPI_S0* SPI_SK FLEXN_TX FLEXN_RX FLEXN0_TX FLEXN0_RX LIN0_TX LIN0_RX LK_OUT0 0_N0 0_N GPIO GPIO GPIO GPIO, _N0, _N, _N, _N
CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H
V N N V N_TX N_TX U TX V 00nF N_H R 0 J JUMPER N_H N_TX N_TX U TX V 00nF N_H R 0 J JUMPER N_H N_RX N_RX V NP R RX Vref VSS N_L Rs 0K MP R N_H N_L N_L J ON N_RX N_RX V NP R RX Vref VSS N_L Rs 0K MP R N_H
POSWD0SWO POKBD0ROW0A GND POSDIO0D3 POLCD0NOE
L_LIGHT = P = TIM_H L_SX = P = FSM_NE L_TINS = P = FSM_0 LE_RE = P = TIM_H LE_GREEN = P = TIM_H LE_LUE = P0 = TIM_H POK0ROW0 K_ROW_ PIU0 POK0ROW0PIU0 K_ROW_ PIU0 POK0ROW0E K_ROW_E PIU0 POK0ROW0F K_ROW_F
RF_3_SHUTD_0 RF_4_SHUTD_0 RF_3_SHUTD_1 RF_4_SHUTD_1 RF_3_GPIO_2 RF_4_GPIO_2 RF_3_GPIO_3 RF_I2C_SDA RF_I2C_SCL RF_4_GPIO_3 RF_1_SHUTD_0 PORT_EXP
R HUT_0 R HUT_0 R HUT_ R HUT_ R PIO_ R PIO_ R PIO_ R PIO_ R HUT_0 R HUT_0 R HUT_ R HUT_ R PIO_ R_IO_[0:] R PIO_ E_T_TO_E_RT E_T_TO_E_RT MVRK_E MO_EL MVRK_E MO_EL E_RT_TO_E_T MVRK_E MO_EL MVRK_E MO_EL E_RT_TO_E_T
THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia
MicroL MicroLon.Sch Timers_nalog Timers_nalog.Sch IO ufferingsch IO uffering.sch Power Supply Power Supply.Sch Mitsubishi ackplane oard ate: THE UNIVERSITY OF NEWSTLE University rive allaghan NSW 0 ustralia
CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10
I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0
( ). Switch x and y and solve for y:
. Let y = f ( x). Switch x and y and solve for y: y! = x y = x + y = x + The inverse is f! (x) = x +.. Let y = f x y = x y = The inverse is f! (x) = 5. Let y = f x 8.2 The Inverse of a Function x x. y!
AKD4554-E Evaluation board Rev.0 for AK4554
SHI KSI [K4554] K4554- valuation boar Rev.0 for K4554 GNRL SRIPTION K4554- is an evaluation boar for the portable igital auio 6bit / an / converter, K4554. The K4554- can evaluate / converter an / converter