Cover Sheet 1 Block Diagram 2 GPIO SPEC. AMD K8 -> 754 PGA Socket 4,5,6 Clock Synthesizer

Size: px
Start display at page:

Download "Cover Sheet 1 Block Diagram 2 GPIO SPEC. AMD K8 -> 754 PGA Socket 4,5,6 Clock Synthesizer"

Transcription

1 MS- VER:0 *M PG K-Processor (R 00) *VI KM00 *VI VTR(GP X / VLink X) *Winbond THF LP I/O Page over lock iagram GPIO SPE M K -> PG Socket,, lock Synthesizer System Memory R IMM & *VI VT0L 0/00 ase-t LN *US.0 support (integrated into VTR) *VI VT ' odec *R IMM * *GP SLOT * ( X ) *PI SLOT * R Terminations R & R amping R & ypass ap. N VI KM00/KT00 PRO (HT) K Vcore Power GP SLOT X VTR PI onnectors * VI VT ' OE 0,,,,,0 IE T /00 onnectors * Front and Rear US Port LP I/O WTHF& ROM & Floppy&Fan Keyoard/Mouse/LPT/OM onnectors VI VT0L 0/00 LN & VG onnector PI Power ontroller (MS-) System Regulator&Front Panel ecoupling ap. Power Sequence 0 History Option Parts EMI Parts Stelly hang ocument Number over MS- MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, 0 Last ision ate: Wednesday, November, 00 of

2 lock iagram PULK & PULK-(00///00) M K Socket R00 HLK & HLK-(00///00) / GLK() SYSTEM LOK Synthesizer / IS00F GPLK() G P GP X /Fast Write HT R * S L O T VI KM00/KT00 pro VLK() / OS() / PIS() / USLK() / PILK() VLINK IE Slot ==>T,00, * PILK[~] PI Slots PI- VT ual T 00/ LP US => S/W udio VI VT US MII SUPER I/O WTHF M ROM LP US _() SIOPLK()/SIOM() SERIL T * ual US. OHI /.0 EHI Ports ==> Front-Port *, ack-port * 0/00 LN VI VT0L ocument Number MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, lock iagram MS- 0 Last ision ate: Wednesday, November, 00 of

3 GPIO FUNTION LN_US PIN NME GPO0 (VS) GPO(VS) GPO/SUS# (VS) GPO/SUSST#(VS) GPO/SUSLK(VS) GPO/PUSTP# GPO/PISTP# GPO/GNT efault Function GPO0 GPO SUS# SUSST# SUSLK PUSTP# PISTP# GPO Function define N N.K ohm Pull up to VUL SUSST#.K ohm Pull up to VUL.K ohm Pull up to VUL.K ohm Pull up to V.K ohm Pull up to V.K ohm Pull up to V efault PIN NME Function GPI0 (VT) GPI0 GPI (VSUS) GPI GPI/EXTSMI# (VSUS) EXTSMI# GPI/RING# (VSUS) RING# GPI/LI# (VSUS) LI# GPI/TLOW# (VS) TLOW# GPI/GPZ GPI/REQ GPZ GPI Function define.k ohm Pull up to VT TET0=>etect IE T00/.K ohm Pull up to VUL.K ohm Pull up to VUL TET=>etect IE T00/.K ohm Pull up to VUL.K ohm Pull up to V.K ohm Pull up to V US Rear Front US JUS JUS Port T /- US- US US0- US0 US- US US- US US- US US- US US- US US- US O# US_O# ( O#0~ ) US_O# ( O#~ ) US_O# ( O#~ ) * * * * * * GPO/GPI/VGTE GPO/GPI/UPWREN GPO0/GPI0/PI0 GPO/GPI/PI GPO/GPI/INTE# GPO/GPI/INTF# GPI UPWREN GPI0 GPI GPI GPI N N N.K ohm Pull up to V 0 ohm Pull up to V 0 ohm Pull up to V * * * * * * GPI/VGTE GPI/UPWREN GPI0/PI0 GPI/PI GPI/INTE# GPI/INTF# GPI UPWREN GPI0 GPI GPI GPI.K ohm Pull up to V N 0 ohm Pull up to V 0 ohm Pull up to V N N PI RESET EVIE Signals PISLOTRST# PIEVRST# H_RST# PIRST# Target PI slot - N, Super I/O Primary, Scondary IE GP SLOT * * GPO/GPI/INTG# GPO/GPI/INTH# GPO0/GPI0 /SIN/PS0# GPO/GPI/SIN /PS#/SLPTN# GPO/GPI/GHI# GPO/GPI/PSLP GPI GPI GPI0/SIN GPI/SIN GPI GPI N INTH#.K ohm Pull up to V.K ohm Pull down.k ohm Pull down.k ohm Pull up to V.K ohm Pull up to V * * GPI/INTG# GPI/INTH# GPI/INTRUER# (VT) GPI/PUMISS GPI/OLGP/THRM# GPI/PILK GPI GPI INTRUER# PUMISS OLGP PILK N INTH#.K ohm Pull up to V M ohm Pull up to VT.K ohm Pull up to VUL THRMS#.K ohm Pull up to VUL PILK R IMM onfig. EVIE RESS LOK MEMLK_H/MEMLK_L IMM 00000X MEMLK_H0/MEMLK_L0 MEMLK_H/MEMLK_L MEMLK_H/MEMLK_L IMM 0000X MEMLK_H/MEMLK_L MEMLK_H/MEMLK_L GPO/GPI /GPIO GPI.K ohm Pull down GPO/GPI /GPIO GPO/GPI/SMT (VS) GPO/GPI/SMK (VS) GPO/GPI/VISEL GPO/GPI/VRSLP GPO0/GPI0 /GPIO GPO/GPI /GPIO GPI SMT SMK GPO /VISEL GPO /VRSLP GPI0 GPI.K ohm Pull down.k ohm Pull up to VUL.K ohm Pull up to VUL ST_LE.K ohm Pull down.k ohm Pull down.k ohm Pull down PI onfig. EVIE PI Slot PI Slot PI Slot MP INT Pin INT# INT# INT# INT# INT# INT# INT# INT# INT# INT# INT# INT# REQ#/GNT# PREQ#0 PGNT#0 PREQ# PGNT# PREQ# PGNT# ISEL 0 LOK PILK PILK PILK LK GEN PIN OUT (PILK) (PILK) (PILK) ocument Number GPIO Spec. MS- MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, 0 Last ision ate: Wednesday, November, 00 of

4 ON0 ON OP OP ON LKON0 ON ON ON ON ON ON0 OP OP0 OP TLIN ON ON LKON ON OP ON LKOP0 LKOP OP OP ON OP OP OP0 ON OP TLON0 OP ON TLOP0 M MEMLK_L M -MQS MEMLK_H MEMLK_H MEMLK_H MEMLK_L M MEMLK_L0 MEMLK_H MEMLK_L -MS -MQS MEMLK_L -MS -MQS0 -MQS M M MEMLK_H MEMLK_H0 -MQS -MS0 MEMZN M -MQS M -MQS -MS -MQS MEMZP M0 M M0 M M M M M M M M0 M M M M M M M M M M0 M M M M0 M M M M M M M M M M M M M M M M M M M M0 M M M M0 M M M0 M M M M M M M M M M M M M M M M0 M M M TLIP MEMLK_L MKE MKE0 -MSS -MSRS OP OP OP 0 0 M0 M M M M M M M IN0 IN IP IN IN IP IP IN IP IN IN IP IP IP IN IN IN IN IP0 IP IP IN IP IN IN0 IN IP IN IP IP IP0 IP M M M M M M M M M M0 M M M M0 VTT_R_SUS V V V SUS OP[0..] LKOP LKON LKOP0 LKON0 TLOP0 TLON0 IP[0..] MEMNK, MEMNK0, MEMK, MEMK0, LKIP LKIN LKIP0 LKIN0 TLIP0 TLIN0 MKE0, MKE, -MSS, -MSRS, -MSWE, -MSWE, -MSS, -MSRS, ON[0..] IN[0..] 0 R_VREF -MS, -MS, -MS, -MS0, MEMLK_H, MEMLK_H, MEMLK_H, MEMLK_H, MEMLK_L, MEMLK_L, MEMLK_L, MEMLK_L, MEMLK_H, MEMLK_H0, MEMLK_L, MEMLK_L0, M[..0] 0 -MQS[..0] 0 M[..0] 0 M[..0], M[..0], ocument Number Last ision ate: of MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, MS- 0 K R & HT Wednesday, November, 00 Place near PU in ", Routed => :0/Trace:Space, Same Length VREF routed as 0~0 mils trace wide, Space> mils 0.UY R.R% R.R% HYPER TRNSPORT - LINK0 U N-00-L0 0_ 0_ 0_ 0_ 0_ 0_ 0_0 L0_IN_H T L0_IN_L R L0_IN_H U L0_IN_L U L0_IN_H V L0_IN_L U L0_IN_H W L0_IN_L W L0_IN_H L0_IN_L L0_IN_H0 L0_IN_L0 L0_IN_H L0_IN_L L0_IN_H L0_IN_L L0_IN_H T L0_IN_L T L0_IN_H V L0_IN_L U L0_IN_H V L0_IN_L V L0_IN_H Y L0_IN_L W L0_IN_H L0_IN_L L0_IN_H L0_IN_L L0_IN_H L0_IN_L L0_IN_H0 L0_IN_L0 L0_LKIN_H Y L0_LKIN_L W L0_LKIN_H0 Y L0_LKIN_L0 Y L0_TLIN_H R L0_TLIN_L R L0_TLIN_H0 T L0_TLIN_L0 R 0_ H 0_ H 0_ G 0_ G 0_ F 0_ E 0_0 F L0_OUT_H N L0_OUT_L N L0_OUT_H L L0_OUT_L M L0_OUT_H L L0_OUT_L L L0_OUT_H J L0_OUT_L K L0_OUT_H G L0_OUT_L H L0_OUT_H0 G L0_OUT_L0 G L0_OUT_H E L0_OUT_L F L0_OUT_H E L0_OUT_L E L0_OUT_H N L0_OUT_L P L0_OUT_H M L0_OUT_L M L0_OUT_H L L0_OUT_L M L0_OUT_H K L0_OUT_L K L0_OUT_H H L0_OUT_L H L0_OUT_H G L0_OUT_L H L0_OUT_H F L0_OUT_L F L0_OUT_H0 E L0_OUT_L0 F L0_LKOUT_H J L0_LKOUT_L J L0_LKOUT_H0 J L0_LKOUT_L0 K L0_TLOUT_H N L0_TLOUT_L P L0_TLOUT_H0 P L0_TLOUT_L0 P MEMORY INTERFE U VTT_SENSE E MEMVREF G MEMZN MEMZP MEMT MEMT MEMT MEMT0 MEMT MEMT MEMT MEMT MEMT 0 MEMT MEMT MEMT MEMT MEMT0 MEMT MEMT MEMT MEMT MEMT E MEMT E MEMT MEMT MEMT E MEMT0 F MEMT G MEMT G MEMT L MEMT L MEMT G MEMT J MEMT L MEMT M MEMT W MEMT0 W MEMT MEMT MEMT W MEMT Y MEMT MEMT MEMT E MEMT E MEMT G MEMT0 J MEMT E MEMT F MEMT H MEMT J MEMT J MEMT J MEMT J MEMT H MEMT G MEMT0 H MEMT J MEMT J0 MEMT H MEMT J MEMT H MEMT J MEMT G MEMT J MEMT J MEMT0 J MEMQS R MEMQS MEMQS MEMQS MEMQS H MEMQS MEMQS G MEMQS0 H MEMQS H MEMQS T MEMQS MEMQS MEMQS MEMQS J MEMQS MEMQS J MEMQS J MEMQS0 J VTT_ VTT_ VTT_ VTT_ VTT_ F VTT_ G VTT_ H VTT_ J MEMRESET_L G0 MEMKE E MEMKE E MEMLK_H 0 MEMLK_L 0 MEMLK_H E MEMLK_L E MEMLK_H F MEMLK_L G MEMLK_H F0 MEMLK_L E0 MEMLK_H V MEMLK_L V MEMLK_H K MEMLK_L K MEMLK_H R MEMLK_L P MEMLK_H0 P MEMLK_L0 P MEMS_L MEMS_L MEMS_L E MEMS_L E MEMS_L MEMS_L E MEMS_L MEMS_L0 E MEMRS_L H MEMS_L MEMWE_L G MEMNK K MEMNK0 H RSV_MEM E RSV_MEM MEM E0 MEM E MEM F MEM0 M MEM E MEM MEM MEM Y MEM MEM Y MEM V MEM T MEM T MEM0 N MEMRS_L H MEMS_L F MEMWE_L F MEMNK L MEMNK0 J RSV_MEM E RSV_MEM MEM E MEM F MEM F MEM0 M MEM MEM MEM MEM MEM MEM Y MEM W MEM U MEM T MEM0 M MEMHEK N MEMHEK N MEMHEK U MEMHEK V MEMHEK N MEMHEK P MEMHEK U MEMHEK0 U.U0Y00 X_000P0N R0.R% 0 0.UY R.R% X_0.UY 0.UY 000P0X X_0.UY 0.UY 0.UY

5 VIO_SENSE X_000P0N V_ LYOUT: Route V trace approx. 0 mils wide (use x mil traces to exit ball field) and 00 mils long. F 00L00m_0_00 PU_V_.U0Y00 0.UY 000P0X F THERM_PU X_0S/00 U -LTSTOP V_ R0 KR 0 PU_G 0 R R Place near PU in ", Routed => :0/Trace:Space, Same Length.R%.R% X_000P0N, -PURST -LTSTOP PU_G L0_REF L0_REF0 OREF_H OREF_L 000P0X 000P0X ifferential, "0:0::0:0". E VIO_SENSE F E PULK0_H p LKIN_H R% J Near PU in 0.". R H V SUS PULK0_L p LKIN_L R 0R N_J J R 0R N_H H VTT_R_SUS H J F0 E J F E E F V V RESET_L PWROK LTSTOP_L L0_REF L0_REF0 OREF_H OREF_L ORE_SENSE VIOF_H VIOF_L VIO_SENSE LKIN_H LKIN_L N_J N_H N_E N_F THERMTRIP_L THERM THERM VI VI VI VI VI0 N_G N_H N_G N_J G_FLKOUT_H G_FLKOUT_L 0 G F G F E G H G J H J THRM# THERM_PU THERM_PU VI VI VI VI VI0 N_G N_H N_G N_J FLKOUT_H FLKOUT_L Zdiff = 0 ohm VI VI VI VI VI0 R 0.R% THRM# THERM_PU THERM_PU LYOUT: Route FLKOUT_H/L differentially with 0////0 spacing and trace width. ( In PU breakout => routed :: ) REQ_L RY TK TMS TI TRST_L N_H N_J N_G N_G N_ N_ N_ N_0 RN R0 X_KR R X_KR X_PR-KR HT Test Port Signal. V_.U0Y00 RN0 PR-KR PR-KR RN N_ N_ N_ TO V_ V SUS PR-KR RN0 RY TMS TK TRST_L TI N_ N_ N_E N_F N_F N_F G H E0 E J E F F F J R RN X_PR-KR G H E 0 G G E G VTT_ VTT_ RY N_ TMS TK TRST_L TI N_ N_ KEY KEY0 N_E N_F N_F N_F FREE FREE FREE FREE FREE FREE FREE FREE FREE FREE FREE FREE FREE FREE FREE0 REQ_L N_0 N_ N_ N_ N_ TO N_F RSV_SL RSV_S FREE FREE FREE0 FREE FREE FREE FREE0 FREE FREE FREE FREE FREE FREE E 0 F K R F G E REQ_L N_0 N_ N_ N_ N_ TO ocument Number K HT & MIS MS- 0 MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, Last ision ate: Wednesday, November, 00 of

6 VORE V SUS VORE VORE V SUS VTT_R_SUS V SUS V SUS VORE VTT_R_SUS V SUS ocument Number Last ision ate: of MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, MS- 0 K POWER & Wednesday, November, 00 In PU. LYOUT: Place EMI caps along bottom right side of lawhammer, in middle of HT link, and along bottom left side of law-hammer. LYOUT: Place beside processor. Place between IMN & K X_UY00 0 0P0N POWER U VIO E VIO G VIO J VIO L VIO N VIO U VIO W VIO VIO0 VIO E VIO VIO F VIO F VIO H VIO K VIO M VIO P VIO T VIO0 V VIO Y VIO VIO VIO VIO G VIO J VIO VIO VIO F VIO0 F VIO H VIO VIO VIO VIO G VIO VIO F VIO F0 VIO 0 VIO0 VIO F VIO F VIO VIO VIO F VIO F VIO VIO F VIO VIO0 VIO R V N V U V V E V00 R V0 U V0 W V0 K V0 M V0 P V0 T V0 V V0 Y V0 J V0 N V R V U V W V V H0 V K0 V M0 V P0 V T0 V0 Y0 V 0 V G V J V V V H V K V Y V V0 J V V V H V V E V J V L V V H V 0 V E V H V J V H V F V0 N V L V V0 V G V K V Y V V G V J V V0 H V K V Y V V G V J V V V E V F V0 K V Y V V V G V E V G V V V J V0 F0 V H0 V K0 V M0 V P0 V T0 V V0 V Y0 V 0 V 0 V0 G V J V L V N V R V U V W V V V F V0 K V M V P V T V V V Y V V V E V G V0 L V N V R V U V W V V V V V F V0 K V M V P V T V V V Y V V V H V E V0 K V P V V 0 0P0N X_0.UY.P0N X_UY <nopop> X_0.UY.U0Y00 0 X_UY X_0.UY 0.UY 0.UY 0.UY UY UY.U0Y00.U0Y00 X_.P0N X_.P0N X_0.UY GROUN UE L R W F H 00 F 0 H 0 K 0 M 0 P 0 T 0 V 0 Y H H G J L N R U 0 H F H K M P T V 0 G J L N R U W 0 H F H K M P T V Y 0 0 G0 J0 L0 N0 R0 U0 W0 0 0 H0 F H K Y G 0 H F H K Y F 0 G J E E K 0 H E G J E J 0 E 0 F 0 H 0 K 0 Y H0 W M L G G 0 F W Y 0 J Y 0 E J G0 R0 U0 W0 0 0 E0 G0 0 J0 F H K M P T V Y 0 G E G J L N R U 0 G G H J F H K 0 P T V Y G E G J 0 N R U W G J 0 H M T Y F H 0 G F H G 0 F H K Y F 0 J0 L0 N0 X_UY00 X_.P0N <nopop> X_0.UY <nopop> X_0.UY 0.UY UY 0.UY UY 0 0.UY UY X_.P0N UY.P0N 0 0.UY UY <nopop> 0 0.UY 0.UY.P0N X_0.UY 0 0.UY UY <nopop> 0.UY 0P0N 000P0X 0.UY

7 lock Synthesizer V LKV F X_0S/00 PILK 0 X_0P X_0P P X_OPPER X_.u/00 0 0P 0 0P 0 0P 0 0P 0P 0P 0P 0 0P VLK GLK_SLOT GLK_N N X_P-0P LKV 0KR R U0 VHTT VPI VPI VPI V VPU VPU V VREF P#* PULKT0 PULK0 PULKT PULK PILK0 PILK PILK PILK PILK PILK PILK PILK PILK0 HTTLK0/Mode* PILK/HTTLK/Mode* PILK/HTTLK PILK/HTTLK _M/_SEL# MHz/FS** 0 FOR KT00 Pro RN MOE PR-R MOE HT SEL_ R FS R R T_RST R T_RST R0 RST R RST RN0 PR-R R R R R R R HLK HLK- PULK0_H PULK0_L LP_PLK SIOPLK PILK PILK PILK SPLK VLK GLK_SLOT GLK_N SIOM USLK_S HLK HLK- PULK0_H PULK0_L LP_PLK SIOPLK PILK PILK PILK 0 SPLK VLK GLK_SLOT GLK_N SIOM USLK_S USLK_S SIOM _ GUILK SPLK PILK PILK PILK SIOPLK LP_PLK PULK0_H 0 X_0P X_0P X_0P X_0P X_0P X_0P N X_P-0P X_P, _ PILK GUILK _ PILK GUILK R R R R0 R R FS0 FS FS *FS0/REF0 *FS/REF *FS/REF X X SLK ST RESET# SMT SMLK R 0KR SMT,, SMLK,, PULK0_L X_P HLK T_0P0N IS00 HLK- T_0P0N "FS0~FS" are all internal pull-up via 00K ohm.. LKV FS0 FS R R 0KR 0KR FS R 0KR 0 0P0N LKX Y.MHZ LKX 0P0N LK_RESET#, For KT00 Pro FS R0 0KR FS(:0) PU HTT PI MOE 0 0 MOE MOE MOE 0 0 R R PIN 0KR 0KR PIN PIN HTTLK HTTLK PILK HTTLK HTTLK HTTLK PILK PILK PILK HTTLK PILK PILK SEL_ R 0KR SEL_ 0 PIN M M ocument Number lock Synthesizer MS- 0 MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, Last ision ate: Wednesday, November, 00 of

8 V SUS SYSTEM MEMORY V SUS,0 R_M[..0] V SUS, R0 R_VREF VREF routed as 0~0 mils trace wide, Space> mils -MSWE.KR 0.UY R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M WP -MSWE V0 V V V V V V V V VQ0 VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ0 VQ VQ VQ VQ VQ Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q WP(N) WE# VREF N N N R IMM SOKET PIN VI VSP S0# S# S# S# QS0 QS QS QS QS QS QS QS QS FETEN _P 0 SL S S0 S S 0 K0(U) K0#(U) K(K0) K#(K0#) K(U) K#(U) N N(RESET#) 0 KE0 KE S# RS# M0 M 0 M M M M M M M 0 -MS0 -MS -R_MQS0 -R_MQS0,0 -R_MQS -R_MQS,0 -R_MQS -R_MQS,0 -R_MQS -R_MQS,0 -R_MQS -R_MQS,0 -R_MQS -R_MQS,0 -R_MQS -R_MQS,0 -R_MQS -R_MQS,0 M0 M[..0] M M M M M M M M M M0 M M M SMLK SMLK,, SMT SMT,, MEMLK_H MEMLK_L MEMLK_H0 MEMLK_L0 MEMLK_H MEMLK_L MKE0 MKE -MSS -MSRS R_M0 R_M R_M R_M R_M R_M R_M R_M -MS0, -MS, M[..0], MEMNK0, MEMNK, MEMLK_H, MEMLK_L, MEMLK_H0, MEMLK_L0, MEMLK_H, MEMLK_L, MKE0, MKE, -MSS, -MSRS, V SUS R0, -MSWE R_VREF R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M.KRWP -MSWE V0 V V V V V V V V VQ0 VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ0 VQ VQ VQ VQ VQ Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q WP(N) WE# VREF N N N R IMM SOKET PIN VI VSP S0# S# S# S# QS0 QS QS QS QS QS QS QS QS FETEN _P 0 SL S S0 S S 0 K0(U) K0#(U) K(K0) K#(K0#) K(U) K#(U) N N(RESET#) 0 KE0 KE S# RS# M0 M 0 M M M M M M M 0 -MS -MS -R_MQS0 -R_MQS -R_MQS -R_MQS -R_MQS -R_MQS -R_MQS -R_MQS M0 M M M M M M M M M M0 M M M MEMK0 MEMK SMLK SMT MKE0 MKE -MSS -MSRS R_M0 R_M R_M R_M R_M R_M R_M R_M -MS, -MS, M[..0], MEMK0, MEMK, V SUS MEMLK_H, MEMLK_L, MEMLK_H, MEMLK_L, MEMLK_H, MEMLK_L, -MSS, -MSRS, Place 0p and 000p ap. near the IMM R IMM-_green N-00-K R IMM-_green N-00-K0 Place near the IMM V SUS R KR% X_0.UY VREF routed as 0~0 mils trace wide, Space> mils IMM SLVE RESS = (00000X) = 0 R_M[..0] R_M[..0],0 IMM SLVE RESS = (0000X) = R KR% R_VREF U0Y R_VREF System Memory : R IMM ocument Number MS- 0 MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, Last ision ate: Wednesday, November, 00 of

9 R Terminations VTT_R_SUS VTT_R_SUS VTT_R_SUS R_M R_M R_M0 R_M RN PR-R00 R_M M M R_M RN PR-R00 VTT_R_SUS R_M R_M R_M R_M -R_MQS R_M R_M R_M RN PR-R00 RN PR-R00, MEMK, MEMNK R_M R_M R_M -R_MQS R_M R_M RN PR-R00 RN PR-R00 M M M R_M R_M M M R_M RN PR-R00 RN PR-R00,,,, -MS -MS -MSS -MSWE -MS -MS -MSS -MSWE RN PR-R00 R_M0 R_M R_M R_M RN PR-R00 M0 M0 M0 M0 RN PR-R00 -R_MQS R_M M M RN0 PR-R00,,, -MS -MS0 -MSS R_M0 R_M -R_MQS R_M M M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M -MS -MS0 -R_MQS -MSS RNPR-R00 RN PR-R00 RN PR-R00 RN PR-R00 RN PR-R00 M M R_M0 M M M M M R_M R_M -R_MQS R_M R_M R_M M M M M R_M R_M RN PR-R00,, RN PR-R00 RN PR-R00 RN PR-R00 RN PR-R00 MKE0 MKE R_M R_M R_M0 R_M0 R_M R_M R_M R_M -R_MQS R_M R_M R_M R_M R_M R_M R_M R_M0 -R_MQS0 RN PR-R00 RN PR-R00 RN PR-R00 RN PR-R00 RN PR-R00,,, -MSWE -MSRS -MSRS -MSWE R_M -MSRS -MSRS RNPR-R00 R_M R_M R_M R_M0 RN PR-R00, MEMK0, MEMNK0 R_M R_M RN PR-R00 R_M R_M M M RN PR-R00,0 R_M[..0] R_M[..0] For IMM lock For IMM lock, MEMLK_H MEMLK_H 0 X_0P0N MEMLK_L MEMLK_L,, MEMLK_H MEMLK_H X_0P0N MEMLK_L MEMLK_L,, MEMLK_H MEMLK_H X_0P0N MEMLK_L MEMLK_L,, MEMLK_H MEMLK_H X_0P0N MEMLK_L MEMLK_L,, MEMLK_H MEMLK_H X_0P0N MEMLK_L MEMLK_L,, MEMLK_H0 MEMLK_H0 X_0P0N MEMLK_L0 MEMLK_L0,,0 -R_MQS[..0],0 R_M[..0], M[..0], M[..0] -R_MQS[..0] R_M[..0] M[..0] M[..0] R Terminations ank 0 ocument Number MS- MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, 0 Last ision ate: Wednesday, November, 00 of

10 R Terminations -MQS0 M0 M M M M0 M M M M M M M R 0R00 -R_MQS0 RN PR-0R00 R_M0 R_M R_M R_M RN PR-0R00 R_M0 R_M R_M R_M RN PR-0R00 R_M R_M R_M R_M M M M M R_M R_M R_M RN PR-0R00 M R_M -MQS -R_MQS M R_M M R_M M R RN R 0R00 PR-0R00 0R00 RN PR-0R00 M R_M M0 R_M0 M R_M M R_M R_M R_M RN0 PR-0R00 M -MQS R_M -R_MQS M R_M M R_M LYOUT: Place on backside, evenly spaced around VTT fill. V SUS VTT_R_SUS 000P0X <nopop> 0 X_0.UY <nopop> X_0.UY <nopop> LYOUT: Locate close to lawhammer socket. VTT_R_SUS V SUS VTT_R_SUS V SUS VTT_R_SUS V SUS VTT_R_SUS V SUS VTT_R_SUS X_0.UY X_0.UY X_0.UY <nopop> 0.UY 0 E.000U.EL X_0.UY V SUS V X_0.UY 0 X_0.UY 0 V X_0.UY X_0.UY X_0.UY X_0.UY V SUS 0 0.UY 0 M R 0R00 R_M RN PR-0R00 -MQS -R_MQS M R_M M R_M M R_M RN PR-0R00 M R_M -MQS -R_MQS M R_M M R_M RN M M M M RN M M M M M R PR-0R00 R_M R_M R_M R_M PR-0R00 R_M R_M R_M R_M 0R00 R_M 0.UY X_0.UY X_0.UY 0 X_0.UY 0.UY X_0.UY X_0.UY X_0.UY 0 X_0.UY X_0.UY 0.UY X_0.UY 0.UY X_0.UY X_0.UY 00 0.UY 0 0.UY 0.UY 0.UY 0.UY M RN PR-0R00 M0 R_M0 M0 R_M0 M R_M M R_M M M M M R 0R00 RN PR-0R00 R_M R_M R_M R_M RN0 PR-0R00 M R_M M R_M M R_M -MQS -R_MQS RN PR-0R00 M R_M M0 R_M0 M R_M M R_M R_M -MQS M M0 M RN M -MQS M M PR-0R00 -R_MQS R_M R_M0 R_M RN0 PR-0R00 M R_M M0 R_M0 M R_M M R_M M RN R0 PR-0R00 R_M -R_MQS R_M R_M 0R00 R_M LYOUT: Place alternating caps to and V_._SUS in a single line along VTT island. VTT_R_SUS U0Y U0Y X_0.UY X_0.UY X_0.UY U0Y U0Y X_0.UY X_0.UY X_0.UY 0.UY 0 X_0.UY X_0.UY U0Y U0Y VTT_R_SUS 0.UY X_0.UY 0.UY 0.UY X_0.UY 0.UY X_0.UY X_0.UY 0.UY X_0.UY 0.UY M R0 0R00 R_M M R 0R00 R_M U0Y 0 X_0.UY X_0.UY 0 X_0.UY X_0.UY U0Y U0Y 0 X_0.UY 0.UY X_0.UY U0Y 0 U0Y 0 X_0.UY 0 X_0.UY U0Y 0.UY 0.UY -MQS[..0], -R_MQS[..0], R_M[..0] M[..0] -MQS[..0] -R_MQS[..0] R_M[..0] M[..0] VTT_R_SUS 0.UY UY00 X_0.UY UY00 LYOUT: Locate close to lawhammer socket. X_.U0Y00 000P0X X_00P0N V SUS 0.UY LYOUT: Locate close to imm socket. 0.UY 0 0.UY 0.UY VTT_R_SUS, R_M[..0] M[..0] R_M[..0] M[..0] X_000P0N 0 X_000P0X X_.U0Y00 X_.U0Y00 X_000P0X UY00 000P0X 0.UY UY00 R Terminations ank ocument Number MS- MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, 0 Last ision ate: Wednesday, November, 00 0 of

11 E E PNOMP RTOMP RPOMP HK LKON PNOMP IN OP OP OP OP LKOP0 ON IP IP IN IN HK LKOP TLOP0 ON IP IP0 IN LKIN OP IP IN OP LKIP0 IN LKIN0 OP ON ON LKON0 TLON0 IP OP ON ON IN0 TLIN0 ON IP IP ON IP IP TLIP0 IN IN ON IP IN OP OP OP OP0 OP IP IN0 -LTRST ON RTOMP IP IN ON0 RPOMP IP IN IN ON ON ON ON OP OP ON0 -LTSTOP IP IN OP0 IN IP0 LKIP V V V V VHK VHK V V V V TLIN0 LKIN0 LKIP TLOP0 TLON0 LKON0 LKOP0 OP[0..] ON[0..] LKOP LKON -LTSTOP, -LTRST LKIP0 LKIN TLIP0 HLK- HLK IN[0..] IP[0..] ocument Number Last ision ate: of MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, MS- 0 NORTH RIGE (HT) Wednesday, November, 00 round N From law Hammer To law Hammer 00 FOR KT00pro FOR KM00 X_000P0X T_000P0X F T_0R X_U0Y R.R% R.R% R0 00R% 0 0.UY R M_0R R M_0R R M_0R U (VI-KM00-VT0) 0 0 V LTRST RP0 T RP P RP P RP M RP K RP K RP H RP H RP R RP R RP0 N RP N RP L RP J RP J RP G RLKP0 M RLKP L RTLP F RN0 R RN P RN N RN M RN K RN J RN H RN G RN R RN P RN0 N RN M RN K RN J RN H RN G RLKN0 L RLKN L RTLN F LTSTP RPOMP RNOMP RTOMP K 0 F F F F F G H H J J J K G K0 TP0 TP TP TP TP TP TP TP 0 TP E TP TP0 E TP TP TP E TP TP E0 TLKP0 TLKP E TTLP TN0 TN TN TN TN TN TN 0 TN 0 TN E TN TN0 E TN TN TN E TN TN TLKN0 TLKN E TTLN K K K H L0 L L E E E F F F K K K L U U U K V V V V V V J L L 0 0 E0 E E E E E E F0 F F F F F0 F F F G G H J J J J J J J K K L L M N N P P R T T T T T T U U U U J0 J R M_0R R T_0R

12 KM00/KT00pro GP X,V-Link, Misc. ontrol FOR KT00pro V V KM00:0Ohm;KT00 pro:bead E VQ V V F T_0R V_ X_000P0X X_000P0X _STS0 _STF0 _STS _STF GFRME GIRY GTRY GEVSEL GSTOP GPR RF WF GREQ GGNT GSERR GLK_N S_STS S_STF GPVREF_G GPXET# G[..0] G/E#[..0] S[..0] ST0 ST ST IL IH G0 G G G G G G G G G G0 G G G G G G G G G G0 G G G G G G G G G G0 G G/E#0 G/E# G/E# G/E# _STS0 _STF0 _STS _STF S_STS S_STF ST0 ST ST IL IH S0 S S S S S S S GPPOMP GPNOMP GPVREF_G F G0/FP0 G/FP E G/FPVILK F G/FP0 G/FP0 G/FP0 E G/FP0 F G/FP0 F G/FPVIET G/FPVIHS G0/FP0 E G/FP F G/FP00 G/FP F G/FP E G/FP0 0 G/FP E0 G/FP F0 G/FP G/FPE F G0/FP F G/FPLK E G/FP G/FP F G/VP0 G E G/VP0 G F G/VP0 F G/VP0 E G0/VP0 G/VP0 GE0/FP0 F GE/S_ GE/FP GE/VP F ST0S/FP0 E ST0F/FP0 F STS/FPET E STF/FP VQQ U GFRME/FPHS 0 GIRY/S_K GTRY GEVSEL/FPVS GSTOP/FPVILK_N GPR/FPVIVS RF WF/FPLK_N Y GREQ/VI_K GGNT/VI_ GSERR/FPVIE S0/VPVS S/VPE S/VP00 S/VPHS F S/VP0 S/VP0 E S/VPLK F S/VPLK_N E S_STS/VP0 F S_STF/VP0 ST0 ST/VPET ST V GPPOMP W GPNOMP GPVREF0 GPVREF Y GLK GPXET IL IH QQ T V/N R V/N P V/N N V/N N V/N M V/N M V/N L V/N L V/N L V/N K V/N K V/N K V/N J V/N J V/N J V/N H V/N H V/N H V/N G V/N G V/N G V/N G V/N F V/N F V/N F V/N F V/N F V/N F V/N E V/N E V/N E V/N E V/N U V0 0 V V F V E V E V F0 V V F VE E VPR F UPST E UPST F NST F NST UPM F NM LVREF LOMPP PWRG PIRST TESTIN SUSTT EUG F E R/N G/N /N RSET/N HSYN/N VSYN/N XIN/N INT/N E ISTIN/N SPLK/N P SPLK/N SP/N P SP/N TV00/VP000/N J TV0/VP00/N K TV0/VP00/N K TV0/VP00/N L TV0/VP00/N K TV0/VP00/N L TV0/VP00/N L TV0/VP00/N M TV0/VP00/N L TV0/VP00/N M TV0/VP00/N M TV/VP0/N M TVLKIN/VP0ET/N P TVE/VP0E/N N TVHS/VP0HS/N N TVVS/VP0VS/N N TVLK/VP0LK/N P GPO0/N N GPOUT/N R R R R R R0 R R R R R P P P P P P P P P0 P N N N N N N N N N0 M M M M M M M M M M0 L L L (VI-KM00-VT0) VL0 VL VL VL VL VL VL VL LVREF_N LOMPP TESTIN EUG RSET VL[0..] VE0# VPR UPST UPST# NST NST# UPM NM R0 X_000P0N PWROK_N# PIEVRST#, SUSST# R R G M_0.R% HSYN VSYN GUILK U0Y PIRQ#,,,0 R0 M_KR LK T 0KR For KM00. GPVREF_G TESTIN VPR GPNOMP GPPOMP LOMPP VQ LVREF_N KM00 and KT00pro will be 0.V(R=KST,R-00T-Y0) LYOUT: Place caps on the bottom of N R KR% R0 KR% X_0.UY X_UY X_0.UY X_U0Y LYOUT: Place caps as close N as possible NORTH RIGE (GP & VLINK) ocument Number MS- MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, FOR KM00 -- N0 R00 R R R R0 E M_00KR 0U/0Y 0.UY.KR X_.KR 0.R% 0.R% R 0R% 0.UY 0.UY V_ VQ 0 Last ision ate: Wednesday, November, 00 of

13 E E VQ V VQ VQ VQ VQ VQ VQ VQ _ V VSUSN _PLL _PLL _ RGPLL _RGPLL _RGPLL RGPLL VQ _ V RGPLL _PLL V VQ _RGPLL V VQ V V V V V V ocument Number Last ision ate: of MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, MS-0 0 NORTH RIGE (POWER/GOUN) Wednesday, November, 00 LYOUT : Popualte caps on the bottom side of N. Power and Ground onnections Note: When use KT00, these power circuit for GFX analog power should be NOPOPed. For KM00 Only For KM00/KT00 Pro Only 0.UY M_UY00 X_0.UY M_000P0X X_U0Y X_0.UY X_000P0N R M_0R00 M_000P0X X_000P0X 0 F X_0 F M_0R 000P0X 0 X_000P0N F X_0 P X_OPPER 0.UY U0Y P X_OPPER 0U0Y00 X_U0Y X_U0Y U (VI-KM00-VT0) V V T V T V T V T V T V T V U V U V U V U V U V U VSUS/VSUS N /N N /N VPLL/N VPLL/N PLL/N PLL/N VPLL/N PLL/N V/N /N VRG/N RG/N V V V V0 V V V V V V V V V V V V V V V W V W V W V W V V V V V V V V V V V V H V H V H V H V K V L V M V P V R V R V T V V V V V W0 V W V Y V Y V Y V Y V Y V Y V V 0 V V V 0 V V V V V V V V V V W V W V W V W E E0 E E V V V V V V V V E E E V U /N E V E R R R T0 T T T T T T U R T U0 E E U U U U U U V W W V W V Y0 W W W W W V F V H0 V H V Y V Y V Y V H V J V W V W V W V V V M V N 0 X_U0Y X_000P0N 0 X_0.UY X_000P0N P X_OPPER X_U0Y U0Y X_U0Y 0 X_U0Y RN M_PR-0R M_U0Y 0 U0Y F X_0 M_000P0X 0 U0Y X_U0Y M_U0Y U0Y P X_OPPER U0Y F M_0R F X_0 U0Y 0.UY 000P0X

14 ISLR FOR M K POWER KT HOK V VIN R KR VI VI VI VI VI0 PG_VORE VORE_EN VRM_EN > 0.V ENLE V V R R KR.KR 0.UY R 0KR V V X_S-N_O R0.R00 V U 0 ISLR.UY0 R PIN xqfn.r00 V VI PV R VI OOT 0 VI.R00 UY00 VI R0 VI0 UGTE 0.UY VI. PGOO 0 R00 ENLL PHSE 0.UY ISEN R KR% R LGTE 00P0X 0R00 OMP G G 0N0 VIN UY00 S 0 X_0.UY Q 0N0 Q G S S X_.UY0 UY00 H-.U E E.000UEL0.000UEL0 HOK H-.0U0 R Q.R00 0N0 000P0X E.000UEL0 E E E.000UEL0.000UEL0.UY0.UY0 X_0.UY X_00U/.V E X_00U/.V E 00U/.V VORE 0.V~.V/0 X_0.UY X_0.UY X_0P0N F VIN VORE OREF_H OREF_L VORE R R R R X_000P0X X_000P0X V R R X_0KR KR R 0mV KR% OFFSET VIFF VSEN R OFST OOT UGTE PHSE ISEN LGTE OSET 0 R.R00 0.UY R KR% R R R00 R 0R00 KR% G G S Q 0N0 Q G 0N0 0 UY00 S S Q 0N0 R.R00 000P0X HOK H-.0U0 E0 00U/.V E 00U/.V E 00U/.V E 00U/.V 00 X_00USP X_00USP Near PU Socket FS IOMP TXV POWER ONNETOR R 0KR 0.0UY REF ISUM IREF 0.0UY R.KR% 0.0UX V JPW V V PWR-XM P0N0.0UY OTTOM P ONNET TO THROUGH 0vias R R KR KR PH PH HS-0000-K0 HS-0000-K0 Vcore ISL Phase 0 ocument Number MS- MIRO-STR INT'L O.,LT. Last ision ate: No., Li-e St, Jung-He ity, Wednesday, November, 00 of

15 GP PRO onnector V 0.UY V VQ V R R X_KR X_KR V GP SLOT-GP.LTH_red N-0-0 SUS#,, -OVRNT V TYPEET# V -TYPEET Q GPXET_G# V RESERVE X_N0S US US- GP,,0 PIRQ# -INT -INT PIRQ#,,,0 GLK_SLOT GREQ LK -RST PIRST#, GGNT GREQ -REQ -GNT GGNT ST0.V.V ST ST0 0 ST ST0 ST 0 ST ST RF ST RESERVE RF -RF -PIPE IH IL WF IL WF S0 RESERVE -WF S S0 S S.V.V S S_STF S S S_STS S_STF S_ST -S_ST S_STS S 0 S S S S 0 S S S RSV/KEY RSV/KEY /KEY /KEY VUL UXV/KEY RSV/KEY G.V/KEY.V/KEY G0 G 0 G G.V.V G G 0 G 0 _STF _STS _STF _STS G _ST -_ST G/E# /-E G VQ VQ G G G0 0 G G G/E# G /-E 0 GIRY VQ VQ 0 GFRME GIRY -IRY -FRME GFRME UXV/KEY RSV/KEY /KEY /KEY RSV/KEY RSV/KEY GEVSEL.V/KEY.V/KEY GTRY GEVSEL -EVSEL -TRY GTRY GSTOP GSTOP GPERR VQ -STOP GP_PME# -PERR -PME R 0R PI_PME#,,0 GSERR GPR GSERR 0 GPR G/E# -SERR PR 0 G /-E G VQ VQ G G G G0 G G 0 G/E#0 /-E0 _STF0 VQ VQ _STS0 _STF0 _STS0 G _ST0 -_ST0 0 G 0 G G G G G VQ VQ G0 VREF_G 0 GPVREF_G VREF_G VREF_G GPVREF_G VQ V VUL VUL E G[..0] S[..0] G/E#[..0] G[..0] S[..0] G/E#[..0] G G0 G G G G G G G G G G0 G G G G G G G G G G0 G G G G G G G G G G0 S0 S S S S S S S G/E#0 G/E# G/E# G/E# GP "Vref" => X : 0.*.V=0. Volt, X : 0.*. =0. Volt V VQ dd-in ard Power Imax.0 V_Min V_Max.. Units V V VQ V.0.. V VQ R.KR V R VUL 0... V X : 0.V X : 0.V VREF_G U0Y R.KR% R.KR% R 0.UY.0KR% S R KR G GPXET_G# G Q N-N00_SOT "GPXET_G#" =>X=High,X=Low : X GPXET# 0 : X : X 0 : X S Q N-N00_SOT R 0KR GPXET# GPXET_G# : X 0 : X R 0KR R KR G S.KR GPERR Q N-N00_SOT Q0 N-MMT0_SOT R 00R% V V.0.0 GP PRO Slot ocument Number MS- MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity,.... V V 0 Last ision ate: Wednesday, November, 00 of

16 E V RN USN0 V_ USP0 USN,0 [..0] [..0] USP 0 X_U0Y U VUL PR-KR X_U0Y 0 G RN PR-KR 0 J USP USV X_U0Y J USN USV H USP V USV F X_0.UY USN USV X_U0Y G 0.UY 0U0Y0 VUL USV E H USV F X_0.0U0X F USP USV J E USN USV J G USP 0 USV J E USN 0 USV J USV J G USV J RN PR-KR RN0 V VSUS_ RN00 PR-.KR F USN EVSEL# K USP TRY# 0.UY L near S USN IRY# USSUS K USP FRME# K V_ 0 M USV 0 PLLV RN L PR-KR SERR# PLLV N X_U0Y PERR# Near onnector L INTH# PLL M US STOP# PLL M P USP0 USP0 USP0 E0 PR-.KR USN0 N USN0 USP0-0 N USP RN V USP USP 0 N USN PR-.KR USN 0 USP- 0 P USP PREQ# _E#[..0] USP 0 USP E USN PREQ#,0 _E#[..0] P USP- USN USP PREQ# USP _E#0 USP E USN PREQ# USN _E# E0 USP- USP USP _E# E USP L USN USN _E# E USP- E M USP RN V E USP USP USN PR-.KR USN FRME# USP- USP PGNT#,0 FRME# J USP EVSEL# FRME USP USN PGNT#,0 EVSEL# H USN IRY# EVSEL USP- E USP PGNT#,0 IRY# J USP TRY# IRY USP USN PGNT#,0 TRY# H USN STOP# TRY USP-,0 STOP# K SERR# STOP,0 SERR# RN PR SERR US_O#,0 PR F US_O# PERR# PR USO0 PR-.KR PGNT#,0 PERR# PIRST# PERR USO US_O# PREQ#, PIRST# R PIRST USO US_O# PREQ#0 PIRQ# USO US_O# PGNT#0,,,0 PIRQ# US_O# PIRQ# INT USO,,0 PIRQ# PIRQ# INT USO,0 PIRQ#,0 PIRQ# PIRQ# INT USO INT USO INTE E USLK_S INTF USLK E USLK_S V INTH# INTG USREXT INTH US REXT R.0KR% RN PIRQ# PREQ#0 PIRQ# PREQ#0 PREQ# REQ0 UPWR R 0KR PIRQ# PREQ# PREQ# REQ UPWREN PIRQ# 0 PREQ# PREQ# REQ PREQ# REQ P KLK# PREQ# REQ KK/K0G W PR-.KR R REQ KT/KR V KT# MSLK# PGNT#0 MSK/IRQ W PGNT#0 MST# PGNT# GNT0 MST/IRQ W PGNT# PGNT# GNT 0 PGNT# PGNT# GNT E PGNT# GNT R PGNT# GNT R GNT E F H J J H H0 H H J K L M N P R R T T U U V V V W W0 W W W W W Y W V V V V V V V V V V V V V V V V V V V V V V V V V V V V US US US US US US US US US US US US US US US US US US US US US US US US US US US US US US US US US US US 0 E E E E E H H H H H H VI-VTR VT Part ocument Number MS- MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, 0 Last ision ate: Wednesday, November, 00 of E

17 E VUL VSUS_ VSUS_ V_ VT V_ *"SYN" => LP FWH ommand *"GPIO[,]" => LT Frequency 0 - Enable FWH 00-00MHz (efault) 0-00MHz 0 - isable FWH(efault) 0-00MHz - 00MHz U0Y X_0.UY SYNR.KR U 0.UY V *"GPIO" => LT Width 0 - -it (efault) P[..0] P0 P[..0] X_U0Y - -it P P0 Y P P GPI0 R0.KR VT *"GPIO" => Fast command P P INTRUER R MR 0 - isable (efault) P P _ITLK _ITLK - Enable P P ITLK T SIN0 RN P P SIN0 U _SIN RN0 PR-.KR P P SIN V _SIN SIN0 _SIN0 GPIO P P SIN U _SIN0 _SIN SYN _SYN GPIO P P SIN/SLP_TN V _SYN SYN SO _SOUT GPIO P0 P SYN T _SOUT SO RST _RST# GPIO P P0 SO U _RST# RST P P RST T PR-R P P P P Y PI_PME# _SIN R.KR P P PME W PI_PME#,,0 TLOW# P TLOW V PUMISS _SIN R.KR PREQ PUMISS Y RI# PREQ Y PK# PREQ RING Y SUSST# PK# V RN0 PIOR# PK SUSST Y SUSST# THRMS# PIOR# W PR-.KR PIOW# PIOR OLGP/THRM Y THRMS# EXTSMI# SUSLK PIOW# Y VUL PIORY PIOW EXTSMI EXTSMI# SMLRT# RI# PIORY Y PS# PRY SMLRT TET PUMISS PS# V TET PS# PS LI PWRTN# EXTSMI# PS# V PWTIN# P0 PS PWRTN PWROK_N# SUSST# P0 W PWROK_N# P P0 PWROK F Strapping LKRUN# THRMS# P V RN0 P P LKRUN PUSTP# TLOW# P W PR-.KR IRQ P PUSTP PISTP# PI_PME# IRQ IRQ PISTP GPO S[..0] S0 INTRUER SMLRT# S[..0] 0 RN S S0/T INTRUER E 0 PWROK_N# PR-.KR S S/VLI SUSLK PWTIN# S S SUSLK E *"P0/S0" => LT Transmit ontrol S S/RX F SMLK GPO0 R X_.KR SMLK,, 0 - isable (efault) S S/RX SMK SMT SUS# R X_.KR SMT,, - Enable S S/RX SMT SUS# R X_.KR S S/R0 F SMLK RN *"P/S" => External loop test mode S S/R SMK E0 SMT TET0 0 - isable (efault) S S/RX SMT F0 TET - Enable S0 S/RX 0 SUS# SUS# S S0/RX SUS E SUS# _SIN SUS#,, *"P/S" => ROMSIP Select S S/RX SUS F SUS# SUS# 0 - isable S S/RX SUS F PR-.KR - Enable(efault) S S/TX0 GPI0 RN PR-.KR S S/TX GPI0 E F TET0 LKRUN# TET0 V *"-PS" => Test Mode Select S/TX GPI GPO0 PISTP# 0 - isable (efault) SREQ GPO0 GPO PUSTP# SREQ - Enable SK# SRQ/RX GPO E GPIO SERIRQ SK# SIOR# SK/T0 GPIO/Strap E GPIO SIOR# F *"EEI/-SS" => EEPROM Select SIOW# SIOR/TX GPIO/Strap GPIO TPO SIOW# E 0 - IOS Porting - R SIORY SIOW/TX GPIO/Strap0 F GPIO TEST SIORY F - External EEPROM (On-board)(efault) SS# SRY/RX0 GPIO/Strap SS# F SS# SS/TX SERIRQ SPKR SS# F SERIRQ S0 SS/TX SERIRQ SPKR R KR P S0 F SPKR VT S S0/TX SPKR F PILK RN PR-.KR S PILK, S S/TX OS S E IRQ S/TX TPO IRQ E *"SPKR" => PU Freq. djust Setting IRQ TPO F TEST R.KR P V VT X_0.UY SIEVREF TEST E V_ - isable (efault) SVREF V0 0 - Enable R0 X_.KR Using external PHY SIEOMP V0 0 R0 X_0R% SOMPP STXP_ 000P0X STXP 0 0 STXN_ 000P0X STXN STXP SREXT 0.UY STXN SREXT R R.KR PS#VT SRXN_ 00PX SRXP F SXO.KR% SRXP_ 00PX SRXN SRXN SXO/Strap E0 E V SRXP SXI RN0 STXP_ 000P0X STXP SXI/Strap F0 SMLK STXN_ 0 000P0X STXN STXP V F X_0S SMT VUL STXN V E V SMT SRXN_ 00PX SRXN F P SMLK R X_.KR V SRXP_ 00PX SRXP SRXN F E 0.UY R.KR SRXP P0 VT near chipset W W SXO PR-KR For KT00Pro VTS V W SXI ST 0:External HLK enable VTS M W :Internal HLK enable VTS N W Y MHZP_- VTS N W VTS N N P VS N near chipset VS N P0N P0N STXP_.VST VS STXN_ SO V_ R.KR VT F VS X_0S ST 0/:Enable/disable auto reboot 0.UY STXP_ STXN_ VT PK# R 0KR V ONN-ST_white - isable external ST PHY SRXN_ VT PS# SRXP_ VT Part R0 0KR V R00 X_0KR ocument Number 0 U0Y ST V J V J0 V J V J V K V L V L V M V M V N V N V P V P V R V R V T V T V U V U V V V V0 V V V V V V V V V V V V V V V V TS TS TS TS TS TS TS TS TS TS TS TS TS E E E F F F S S S S VSUS VSUS VSUS VSUS F F J K P R L L L L L L M M M M M K ST master/slave mode - isable 0 - Enable T U VSUS VSUS VI-VTR ONN-ST_white SRXN_ SRXP_ MS- MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, Last ision ate: Wednesday, November, 00 of E

18 E VL[0..] U MIITXEN R R MIITXEN VL0 H VL V0 G MIIMKR R VL V MRS MIIRS MIIMK K VL V MOL MIIOL J MIIMIOR R VL V MIIMIO F MIITXEN VL V MTXEN G MTX0 VL V MTX0 0 K MTX R.KR VL V MTX 0 VUL K MTX V MTX E MTX V MTX G V MTXLK 0 MIITXK L V V0 L V MRXER 0 MIIRXER E V MRXLK MIIRXK E V MRXV MIIRXV L FERR# R0 KR V MRX0 MIIRX0 M V MRX MIIRX PI0# R 0R VE0# MRX MIIRX SEEI PI# VE0# G R0 0R MRX R.KR VE MIIRX V PILK R X_.KR UPM MIIMK ROMLOK UPM K R.KR MIIMK NM UPM MK MIIMIO GHI# NM K R0.KR MIO R NM MIIMIO X_.KR SEEI LN M UPST MIIRST GPZ# UPST J MIIRST UPST# UPST PHYRST VGTE UPST# J 0 EEPROM UPST SEES VRSLP SEES NST EES SEEO NST H SEEO IOS NST# NST EEO SEEI NST# H NST EEI SEEI SEEK EEK RN SEEK V_ PR-.KR VPR.VRM VPR F RMV E R.R VPR VLREF_S H U0Y VLREF R 0R% VOMPP_S RM E J VOMPP FERR# VLK FERR U VLK L VLK 0M U IGNNE T INIT R F R KR VIOUT INTR T VS VT NMI T G R0.KR VIIN SMI U VI N JT STPLK R -LTSTOP, LP_0 SLP V GHI# S-T_SOT LP_0 LP_ L0 GHI R ROMLOK LP_ F LP_ L PSLP P LP_ E 0 LP_ L VGTE VT LP_ HX_black L VGTE T-P_SO VISEL X_0U0Y0 STLE VRSLP R VRSLP GPZ# R KR LP_FRME# GPZ/GPI 0 KR LP_FRME# F LP_REQ# LFRM LP_REQ# E LREQ0 E LREQ SPLK PILK R SPLK, LL_PWRG RSMRST# LL_PWRG RSMRST# VT X X F E F PWRG RSMRST VT RTX RTX V_ L K L N N N N N N P P P P P M M M M M L M N P VVK VVK VVK VVK VVK VVK VVK VVK VVK VVK VVK VVK VVK VVK VVK VVK VVK VVK VVK VVK VVK VVK VVK VSUS_ E MIISUS MIISUS VUL MIIV MIIV E MIIV E0 MIIV E PILK PI0/PIS PI/PIK PLLV PLL U R T T U PILK PI0# PI#.VSPLL 0.UY MTX0 MTX MTX MTX PILK, P0 RNPR-R V_ V_ MIITX0 MIITX MIITX MIITX 0.UY VT V 0.0U0X Y.KHZ.P_ P P P P P P R R R R R R R T T T T T T W W E E E E T 0 K VI-VTR 0.UY VLREF_S Under S ottom VT Part 0P0N 0P0N R0 R% 0 X_0.UY ocument Number MS- 0.UY MIRO-STR INT'L O.,LT. Last ision ate: No., Li-e St, Jung-He ity, Wednesday, November, 00 of E R0 KR%

19 PIRQ# PIRQ# PIRQ# PIRQ# PISLOTRST# PILK 0 _E# 0 _E# FRME# IRY# TRY# EVSEL# STOP# PERR# SONE SO# SERR# PR _E# 0 _E#0 0 PI_PME# PISLOTRST# _E# _E# _E# 0 0 FRME# STOP# IRY# SERR# TRY# SO# PR PI_PME# PIRQ# 0 PIRQ# _E#0 PERR# EVSEL# 0 SONE PIRQ# PILK PREQ# PIRQ# [..0] _E#[..0] PGNT#0 PREQ#0 0 SONE REQ# K# PLOK# REQ# K# K# REQ# PLOK# SO# PLOK# PGNT# -V V -V V V V V VUL VUL V VUL V V V V V PIRQ#,0 PIRQ#,,,0 PIRQ#,,0 PIRQ#,0 _E#[..0],0 [..0],0 PISLOTRST# 0, PR,0 PERR#,0 SERR#,0 IRY#,0 FRME#,0 TRY#,0 STOP#,0 PI_PME#,,0 EVSEL#,0 PILK PILK SO# 0 SONE 0 PGNT#0 PREQ#0 K# 0 PLOK# 0 REQ# 0 PISLOTRST# 0, PGNT# PREQ# ocument Number Last ision ate: of MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, MS- 0 PI onnector & Wednesday, November, 00 PI onnectors ISEL#= INT#=,,, ISEL#=0 INT#=,,, R.KR R.KR R.KR R.KR R 00R R 00R PI SLOT-PI N V TK TO V V INT# INT# PRSNT# RSV 0 PRSNT# RSV LK REQ# V 0.V /E# 0.V /E# IRY#.V EVSEL# LOK# PERR# 0.V SERR#.V /E# 0.V V K# 0 V V TRST# V TMS TI V INT# INT# V RSV V 0 RSV RSV RST# V GNT# RSV 0 0.V ISEL#.V 0 0.V FRME# TRY# STOP#.V SONE 0 SO# PR.V /E0#.V 0 V REQ# 0 V V PI SLOT-PI N V TK TO V V INT# INT# PRSNT# RSV 0 PRSNT# RSV LK REQ# V 0.V /E# 0.V /E# IRY#.V EVSEL# LOK# PERR# 0.V SERR#.V /E# 0.V V K# 0 V V TRST# V TMS TI V INT# INT# V RSV V 0 RSV RSV RST# V GNT# RSV 0 0.V ISEL#.V 0 0.V FRME# TRY# STOP#.V SONE 0 SO# PR.V /E0#.V 0 V REQ# 0 V V R.KR X_0.UY

20 PI onnectors V V V V V, [..0], _E#[..0] [..0] _E#[..0], PIRQ#,, PIRQ# PILK PREQ#, IRY#, EVSEL# PLOK#, PERR#, SERR# PIRQ# PIRQ# PILK PREQ# _E# _E# IRY# EVSEL# PLOK# PERR# SERR# _E# 0 -V PI -V TK TO V V INT# INT# PRSNT# RSV PRSNT# RSV LK REQ# V.V /E#.V /E# IRY#.V EVSEL# LOK# PERR#.V SERR#.V /E# 0 TRST# V TMS TI V INT# INT# V RSV V 0 RSV RSV RST# V GNT# RSV 0 0.V ISEL#.V 0 0.V FRME# TRY# STOP#.V SONE 0 SO# PR.V PIRQ# PIRQ# PISLOTRST# PGNT# PI_PME# 0 0 FRME# TRY# STOP# SONE SO# PR VUL PIRQ#, PIRQ#,,, R PISLOTRST#, PGNT# PI_PME#,, 00R FRME#, TRY#, STOP#, SONE SO# PR, _E#0 /E0#.V.V 0 0 K# V V REQ# K# 0 K# REQ# 0 REQ# V V V V SLOT-PI N ISEL#= INT#=,,, VUL V 0 X_0.UY X_0.UY X_0.UY 00 X_0.UY PI onnector ocument Number MS- 0 MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, Last ision ate: Wednesday, November, 00 0 of

21 UIO OE OE V_ NEE P S LOSE S POSSILE. _SOUT _ITLK _SIN0 _SYN _RST# _ R R X_0P0N 0R R JSP x-k 0.UY XTL_IN XTL_OUT V VR R R X_.KR V XTL_IN XTL_OUT ST_OUT IT_LK ST_IN V 0 SYN RESET# P_EEP 0RSPIF_OUT N N N N R.KR N N LINE_OUT_R N 0 LINE_OUT_L V MONO_OUT PHONE_IN UX-L UX-R N N -L -_REF -R MI MI L-IN-L L-IN-R U L_OUT_R L_OUT_L FrontMI(N) N VR VR FILT 0 FILT VREFOUT VREF V VR 0 0.UY 0.UY U0Y VREFOUT E 0UEL U0Y 0U0Y00 0U0Y00 U0Y 000P0X 000P0X LINE_OUT_R LINE_OUT_L FR_MIIN U0Y VREFOUT R MIIN MIIN X_U0Y VREFOUT R0 LINE_NEXT_R LINE_NEXT_L LINE_IN_R LINE_IN_L X_.KR.KR R K R K 000P0X R K R K 000P0X 000P0X 000P0X R K R K 0 000P0X 000P0X LINE_OUT UIO _ 0 LINE_IN UIO _ MI_IN UIO _ 0 VI-VT X_.U0Y00 X_0.UY UY00 0 UY00 LINE_IN_R LINE_IN_L X_P XTL_IN X YRY.H X_P 0 R X_M XTL_OUT UY00 MIIN UY00 MIIN UY00 UY00 UY00 J UIO-INX J V VR VS U X_LT0S_SOT VIN VOUT R 0R00 V R X_0R00 0 X_0.UY R 0U0Y00 X_0.UY X_00R% J P R R X_OPPER X_0R X_0R 000P0N VR R.KR R.KR R 000P0N LINE_OUT_R LINE_OUT_L X_0R X_000P0N JU FR_MIIN MI MI_IS U_FPOUT_R HP_ON U_FPOUT_L HX()_black X_000P0N JUIO U_ U_V U_RET_R UT U_RET_L 0 0 X_000P0N VR LINE_NEXT_R LINE_NEXT_L X_000P0N X_000P0N R X_0R% VI VT ' OE ocument Number MS- 0 MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, Last ision ate: Wednesday, November, 00 of

22 T //00 onnector PRIMRY IE ONN. P[..0] S[..0] P[..0] S[..0] NER S. SIE HRST# IETP# HRST# P_ P_ P_ P_ P_ P_ P_ P_0 R R PREQ_R PIOW#_R PIOR#_R PIORY_R PK#_R IRQ_R P_R P0_R PS#_R IETP# IE _ N-00-H0 P_ P_ P_0 P_ P_ P_ P_ P_ R 0R TET0 P_R PS#_R S0 S SS# SS# SIORY SK# IRQ S S0 S SS# SS# SIORY SK# IRQ S S S0 S S S S S S RN RN0 RN RN PR-R00 S0_R S_R SS#_R SS#_R PR-R00 SIORY_R SK#_R IRQ_R S_R PR-R00 S_ S_0 S_ S_ PR-R00 S_ S_ S_ S_ IRQ PK# PIORY PIOR# PIOW# PREQ PS# PS# IRQ PK# PIORY PIOR# PIOW# PREQ P0 P PS# PS# RN RN R R PR-R00 IRQ_R PK#_R PIORY_R PIOR#_R PR-R00 PIOW#_R PREQ_R P_0 P_ R00 R00 PS#_R PS#_R HRST# IETS# HRST# S_ S_ S_ S_ S_ S_ S_ S_0 SEONRY IE ONN. R R SREQ_R SIOW#_R SIOR#_R SIORY_R SK#_R IRQ_R S_R S0_R SS#_R IETS# IE _ N-00-H0 S_ S_ S_0 S_ S_ S_ S_ S_ R 0R TET S_R SS#_R SIOR# SIOW# SREQ P P S S S0 S SIOR# SIOW# SREQ R R RN RN R00 R00 PR-R00 S_ S_ S_0 S_ P_ P_ PR-R00 SIOR#_R SIOW#_R SREQ_R P P P P P0 P P P P P P P RN RN RN PR-R00 P_ P_ P_ P_ PR-R00 P_0 P_ P_ P_ PR-R00 P_ P_ P_ P_ IETP# IETS# R R 0KR 0KR V S S S S RN PR-R00 S_ S_ S_ S_ P P0 P P P0 P RN PR-R00 P_R P0_R P_R Near S < " ( or amping Rs) TET TET0 TET TET0 PIORY_R R.KR PREQ_R R.KR SIORY_R R0.KR SREQ_R R0.KR IRQ_R R 0KR P R 0KR IRQ_R R0 0KR S R0 0KR T //00 onnector ocument Number MS- 0 MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, Last ision ate: Wednesday, November, 00 of

23 FRONT US PORT VUL R0 KR E.000U.EL X_0.UY F. F USV USV US_O# US_O# USV. USN USP USN USP USN USP USN USP L X_M_0ohm_00 <Priority> L0 X_M_0ohm_00 <Priority> Near S. 0.UY R KR JUS KEY 0 X()US_yellow N-0-P0 US_O# USV USN USP USN USP USN USP USN USP L X_M_0ohm_00 <Priority> L X_M_0ohm_00 <Priority> JUS KEY 0 X()US_yellow N-0-H0 US_O# RER US PORT VUL F USV STKE US ONNETOR. R0 E KR X_0.UY US_O# US_O#.000U.EL P X_OPPER US_O# R KR P X_OPPER Near S. 0.UY VUL US_O# Near S. F. 0.UY KV R KR R KR E.000U.EL 0 X_0.UY USN USP USN USP L X_M_0ohm_00 <Priority> L X_M_0ohm_00 <Priority> US UP OWN LN_US P P X_OPPER X_OPPER USN USP USN0 USP0 L X_M_0ohm_00 <Priority> L X_M_0ohm_00 <Priority> US USx--K 0 0 US Port ocument Number MS- 0 MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, Last ision ate: Wednesday, November, 00 of

24 Super I/O LP_REQ# THRMS# R.KR V VS 0.UY R, VT PIEVRST# SIOPLK SERIRQ LP_FRME#,, V LP_0 LP_ LP_ LP_ THERM_PU V X_0R VORE SUS# SIOM R VREF PU_TMP THERM_PU VTIN -VIN V X_0.UY VIN SYS-FNPWM SYS-FN PU-FNPWM PU-FN 0.UY HSISS X_0KR U LRESET# LLK SERIRQ LRQ# LFRME# L0 L L L GPX/GP GPY/GP GPS/GP0 GPS/GP GPX/GP GPY/GP GPS/GP GPS/GP MSO/IRQIN0/GP0 MSI/GP VREF VTIN PUTIN SYSTIN GP GP GP GP VIN VIN VIN PU_VORE GP GP GP GP GP0 FNPWM FNIN FNPWM FNIN OVT# GP GP SEOPEN# PME# WTO/GP GP GP0 PSOUT#/GP PSIN/GP SUSLE/GP PLE/GP PWRTL#/GP SLP_SX#/GP LKIN VS VT V V_ V_ GP V_ SIO RVEN0 SMI#/IRQIN INEX# MO# FNIN S# FNOUT IR# STEP# WRT# WE# TRK0# WP# RT# HE# SKHG# 0 P0 P P 0 P P P P P SLT PE USY K# SLIN# INIT# ERR# F# ST# IRRX/GP GP IRTX GP0 # SR# 0 SIN RTS# SOUT TS# TR# RI# # SR# SIN RTS# 0 SOUT TS# TR# RI# G0M KRST 0 KT KLK MST MSLK EEP RSMRST#/GP PWROK/GP GP () 0 0 FLOPPY ISK HEER RVEN0 INEX# MO# S# IR# STEP# WRT# WE# TRK0# WP# RT# HE# SKHG# P0 P P P P P P P GP0 RTS# SOUT TR# # SR# SOUT TS# RI# EEP IOS_WP# RSLT RPE RUSY RK# RSLIN# RINIT# RERR# RF# RST# # SR# SIN RTS# SOUT TS# TR# RI# # SR# SIN RTS# SOUT TS# TR# RI# F ONN-F()()()V N-0-H0 P[..0] V RN X_PR-.KR TS# SR# # RI# V default is high PRES PRES PRES PRES PU-FNPWM SYS-FNPWM V PIEVRST# PRES PRES PRES PRES0 IOS_WP# X_0.UYTL# RN LP_0 LP_ LP_ FN ONTROL 0.UY 0.UY 0.UY U SYSTEM ROM PR-KR FN_IN FN_IN V HRPMP 0 V U WTS VPP RST# FGPI FGPI FGPI FGPI0 WP# TL# I I I I0 FWH0 FWH FWH PL- <Priority> FN_RV FN_SEN FN_RV FN_SEN FN_RV 0 FN_SEN FN_IN V LK FGPI 0 I(VIL) V V INIT# FWH RFU RFU RFU 0 RFU RFU FWH PRES0 IOS_WP# TL# LP_INIT# PU FN V RN LP_PLK PRES LP_INIT# LP_FRME# LP_ X_0.UY X_0.UY PR-KR 0 x_0.uy R0 0KR R0.KR% LP_PLK V V R Q N-PM0N_SOT V R X_0R00 R Q.KR N-PM0N_SOT R 0KR SYS FN R X_0R0 Hardware Monitor SYSTEM Thermal R0 VREF 0KR%.KR 0.UY 0.UY V R 0KR% X_N_SO X_N_SO R R Near SIO 0.UY 0KRT% SM VTIN THERM_PU Near PU KR RT PUFN YJ0-O KR SFN YJ0-O THERM_PU VREF R 0KR% PU_TMP RT 0KRT% THERM_PU PU-FN R 0KR SYS-FN R 0KR V WTHF THERM_PU P THERM_PU R.KR% X_OPPER Voltage etect hasiss Intrusion Header istribute near the V power pin of the LP V X_0.UY X_0.UY X_0.UY Power-on strap, enable MHz V R SOUT.KR SOUT SOUT RTS# TR# RTS# TR# SOUT V L: isable K H: Enable K L: MHZ H: MHZ L: F=E H: F=E L: PNP efault H: PNP no efault RN PR-.KR GP0 V -V R R THERM_PU KR% K R 0KR% VIN -VIN R0 KR% VREF VT R MR HSISS JSE HX_black V R 0KR EEP LRM Q N-MMT0_SOT LP I/O & ROM & Floppy&Fan 0 ocument Number MS- MIRO-STR INT'L O.,LT. Last ision ate: No., Li-e St, Jung-He ity, Wednesday, November, 00 of

25 LPT / OM PORTS P[..0] RK# RUSY RPE RSLT P[..0] RF# RINIT# RERR# RST# RSLIN#_ RK# RUSY RPE RSLT RF# RINIT# RERR# RST# P0 P P P P P P P R.KR RN PR-.KR RN PR-.KR RN PR-.KR RN PR-.KR N_SO V For EMI RK# RUSY RPE RSLT RF# RINIT# RERR# RSLIN#_ P0 P P P P P P P RST# P N P-0P0N N P-0P0N N P-0P0N N P-0P0N X_OPPER 0P0N P Keyboard/Mouse Ports KV E X_0UEL P KT# KLK# MSLK# P X_0.UY P F X_0-00m 0.UY F X_0-00m XKLK F X_0-00m XKT P STKE PS ONNETOR JKMS ONN-K_MS N-F00-F0 XMSLK 0 P 0.UY V VOM U V(V) V(V) 0 V P P X_OPPER X_OPPER MST# F X_0-00m XMST -V N_SO RTS# RTS# TR# TR# SOUT SOUT RI# RI# TS# TS# SR# SR# SIN SIN # # -VOM 0 R R R R R (-V) Y Y Y RY RY RY RY RY NRTS NTR NSOUT NRI# NTS# NSR# NSIN N# LPT P MST# KT# MSLK# KLK# KV RN PR-.KR R X_0R XKLK XMSLK XKT XMST 0P0N 0P0N 0P0N 0P0N P N# NSIN NSOUT NTR N_SO X_0.UY 0 P OM NSR# NRTS NTS# NRI# ONN-OM N-0M00-F0 GS I--T0 Multiple RS rivers and Receivers NRI# NTS# NSR# NRTS NTR NSIN NSOUT N# N P-0P0N N P 0 0 RSLT RPE RUSY RK# P P P P P RSLIN#_ P RINIT# P RERR# P0 RF# RST# For EMI RI# TS# SR# SIN # X_0.UY RTS# TR# SOUT VOM RTS# TR# SOUT RI# TS# SR# SIN # -VOM X_0.u 0 SERIL PORT U V(V) R R R R R (-V) GS V(V) 0 Y Y Y RY RY RY RY RY X_0.u V NRI# NTS# NSR# NSIN N# NRTS NTR NSOUT RESV L P-0P0N X_0S/0 N# NSOUT NRTS NRI# JOM NSIN NTR NSR# NTS# OM--GN P X_OPPER P ONN-LPT N-F00-F0 P For EMI F RSLIN#_ 0R RSLIN# RSLIN# NRTS NSR# NTS# NRI# N# NSOUT NSIN NTR N0 X_P-0P N X_P-0P Keyoard/Mouse/LPT/OM ocument Number MS- MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, 0 Last ision ate: Wednesday, November, 00 of

26 E E mil mil mil VUL MIIRST R.R% RN PR-0K XLOUT XLIN MIIRST R0.R% 0.0UVXRL LN_REXT R.KR% R Near PHY TX/RX_LE 00/0_LE LN_LE LN_LE VUL X_0R 0 R.R% U VRX RX- RX FXS RX PLL REXT VPLL TX TX- TX VTX R.R% F0 0.UVYVL VUL P LE LE LE LE0 0 INT V RS OL TX TX VT0L TX OS XO XI VOS RST MIO M RX RX RX RX0 0 X_L0R VT0L VUL TX TX0 TXEN 0 TX TXER V RXER RX RXV V R R VUL E R R X_E0U0V00RO R0 MIIMK MIIMIO 0.U/V 0.U/V 0.U/V 0.U/V 0.U/V 0.U/V 0.U/V MIIRS MIIOL MIITX MIITX MIITX MIITX0 MIITXEN RN PR-R RN PR-R 0KR MIIMK MIIMIO MIIRS MIIOL MIITX MIITX MIITX MIITX0 MIITXEN MIITXK MIIRXER MIIRXK MIIRXV MIIRX0 MIIRX MIIRX MIIRX 0 0.U/V VUL SEES SEEK SEEI SEEO TX/RX_LEPWR TX/RX_LE 0.0UVXR XLIN XLOUT Strap Options LE0 / LINK LE / SP00 LE / UPLEX LE / NWYEN SEES SEEK SEEI SEEO R 0R VUL 000PXR U S SK I O X_T 0 X R 0R V N N MHZ-PF 0 P0VNPO Enable isable Speed0 Speed00 Half Full isable Enable PXR X_000PXR X_000PXR LN_US MER MER- N N RN N N RP TN TP GREEN GREEN- V US X_0.UVYV 0 P0VNPO escription Test Mode Enable Speed Select uplex Mode Select N-Way Enable Yellow RXIN- RXIN TX- TX RT RXIN- TT RXIN TX- TX 00/0_LEPWR 00/0_LE RXIN RXIN- TX TX- N 0 RT RX- TT TT RX TX- TX TX TX- RX N N RX- N Yellow Green Green N 0 X_U0VYV X_U0VYV VG ONNETOR Use KT00Pro remove all components F V M_F-MIROSM0 POLY SWITH V G VVSYN R VHSYN JVG M_Z-PN00M_MSOP X_0.UY R R F M_0L00m_00 R M_0KR M_0KR F0 M_0L00m_00 G T F M_0L00m_00 R R R 0 0 M_R M_R M_R X_P0N LK X_P0N M_P0N M_P0N X_P0N M_P0N V V M_ONN-VG R M_.KR VSYN R M_R VVSYN R M_0.0U00m R M_.KR V HSYN R M_R VHSYN Trace Note:.The V traces should be 0 mils to VG/FP R M_0.0U00m 0 M_P0N M_P0N VI VT0L MII PHY & VG ocument Number MS- 0 MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, Last ision ate: Wednesday, November, 00 of

27 VIMM LINER OR PWM SELET VIMM MOE LINER REGULTOR PWM REGULTOR FRONT PNEL RESET UTTON PIRST# INPUT PIRST# UFFER OUTPUT PI SOLT PIRST# UFFER OUTPUT VUL,, SUS# EXTRM PULL LOW PULL HIGH PS_OUT# ONNET TO SOUTH RIGE SUS# SIGNL R THE TWO LOK HOIE ONE SUPPORT SYSTEM POWER ONTROL U 0.UY V SUS.KR R TERMINTION VREF VIN ENLE VNTL VREF OOT_SEL VOUT W0S_SOI PISLOTRST# P0N PLE SUSLE PIEVRST# R KR% VTT_R_SUS R.KR G R E.000U.EL 00 P0N S KR% Q N-MMT0_SOT Q N-MMT0_SOT R 0KR Q N00S 0.UY VS VS R 0R V 0.UY R 0R R 0R R.KR V R.KR RTYPE VS VS R 0R00 VS PULL LOW PULL HIGH R0 X_KR R 0KR R X_KR R 0KR VIMM.V.V VLE# EXTRM, FP_RST# FP_RST#, PIRST# PIRST# HRST# H_RST#, PIEVRST# EV_RST# PG_VORE V_G VORE_EN V_EN.VREF V R R V,0 PISLOTRST# SLOT_RST# V 0 V V_.V 0 0 E VS VS X_.00UEL.U0Y00 0.UY 0.UY LOSE TO HIP 0.UX E.000U.EL E.000U.EL R 0.U0X X_0U0Y0.KR R N R II VOLT SELET 0.UY V_ VUL VUL R R% R 0R PLE/EXTRM PLE0/VLE# PU_PWG HIP_PWG I_LK I_T UY00 0 RSMRST# S# S# R 0R PSIN# PSOUT# MEMT SS VS RTYPE VIMM_LSEN VIMM_LRV VIMM_HSEN VIMM_HRV VS_SEN VS_RV 0.000U.EL E PWR_OK VS THESE OUTPUT N INPUT PIN MUST E PULL HIGH VS E 0.UY X_.000U.EL V_ W_ET PULL LOW PULL HIGH V E.000U.EL N-P0L_TO Q G R.000U.EL E R 0KR R% Q G VS V SUS N-P0L_TO PU_G LL_PWRG, SMLK,, SMT,, RSMRST# SUS# SUS#,, PW_OK VS TIMER OFF ON HRGE PUMP VOLTGE OUTPUT WTHING OG TIMER SELET S U VUS_RV V_RV VGP_RV 0 VGP_SEN W_ET._RV._SEN TMP_FULT# HRPMP S MS R 0KR 0.UX R0 R X_0KR 0KR UY00 LINER MOE PU PWR_G OUTPUT HIP PWR_G OUTPUT I US I US ONNET TO SOUTH RIGE RSMRST# SIGNL SOUTH RIGE POWER ONTROL(SLP_S# OR SUS#) SIGNL SOUTH RIGE POWER ONTROL(SLP_S# OR SUS#) SIGNL TX POWER OK INPUT VS V THRM# ONNET TO PU RTYPE R II THIS POINT VOLT N'T SETTING ELOW.V V_RV VS_RV VUL V VQ V_RV VS_RV V V V THE TWO MOE ONLY ONE MOE PRESENT SINGLE MOE UL MOE THIS MOE SELET Y PIN PULL HIGH VS THE VIMM_HSEN IN LINER MOE R VIMM_HSEN VREF.0V.V E.000U.EL X_P0N X_P0N Q E0.000U.EL E.000U.EL NN-P00LV_SO Q G Q0 N-PM0N_SOT THIS MOE SELET Y PIN PULL LOW Low RS ON MOSFET S VQ VS REGULTE Y VS N V Q NN-P00LV_SO VS MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, Q 0N0 VUL PI POWER ONTOLLER (MS-) ocument Number MS- G E.000U.EL E.000U.EL S N-P0L_TO E 0U/0V 0 Last ision ate: Wednesday, November, 00 of

28 FRONT PNEL V System Voltage Regulator 0R H, FP_RST# V R0.KR R X_0.UY X_0.UY R HLE 00R For MSI / Intel Front Panel JFP N-0-H0 H RESET N PLE SLE PWSW H- RESET- PWSW- PLE SUSLE PWRSW X_0.UY R X_0.UY EXTSMI# 00R PWTIN# 0.UY EXTSMI# JGS X_HX_black V X_0.UY U LT0S_SOT VIN J VOUT R 0R% R0 0R% V_ E0.000U.EL., LK_RESET# SUSLE PLE SUSLE PLE SLE PLE SPEKER UZ UZ- N_SO IETP# V E VSPK JFP HX()_color-N-00 N-00-H0 V HLE N_SO IETS# VUL VUL.000U.EL LRM R 0R00 0 STLE N_SO R.KR V VSUS_ R.R% R 0R% VSUSN SPKR R KR Q N-MMT0_SOT X_0.UY R 00R% 0U0Y00 R 0R% TX Power onnector POWER OK ircuits V VUL VSUS_ PS_OUT# V V JWR.V.V -V -V.V R PS_OUT# V.KR PS_ON V V PW_OK -V -V PW_OK VS X_000P0N V V_S V 0 V V 0 V PWR-TX0 0.UY 0.UY PW_OK, LL_PWRG -LTRST R0 KR R KR R.KR R.KR Q N-MMT0_SOT Q N-MMT0_SOT -PURST Q N-MMT0_SOT System Regulator&Front Panel ocument Number MS- 0 MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, Last ision ate: Wednesday, November, 00 of

29 ULK / ecopuling Place on PU Solder side VS SYSTEM V TX VI-Hole * VORE X_0.UY 0.0U0X V 0.UY 0 X_0.UY X_0.UY 0 0 X_0.UY MH ENTER X_0 rill / 00 Pad-0 MH ENTER X_0 rill / 00 Pad-0 uck-decoupling Mid-Freq. decoupling ap. ( *.uf / 00, *0uF/0) VORE 0U0Y0 0U0Y0 X_UY0 0 0U0Y0 X_0U0Y0 X_0U0Y0 X_0U0Y0 0 X_0U0Y0 X_0.UY VUL X_0.UY 0.UY X_0.UY X_0.UY X_0.UY 0.UY X_0.UY V -V 0 0.UY -V 0.UY 0 X_0.UY V 0.UY MH ENTER X_0 rill / 00 Pad-0 MH ENTER MH ENTER X_0 rill / 00 Pad-0 FM X FM X X_FM X_FM F_P_M0 FM X X_FM FM X X_FM FM X X_FM FM X X_FM FM X X_FM FM X X_FM V T X_YJ0 Impedance Test T X_YJ0 X_0 rill / 00 Pad-0 MH ENTER X_0 rill / 00 Pad-0 P ULK / ecopuling ocument Number MS- 0 MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, Last ision ate: Wednesday, November, 00 of

30 PU Side K Vcore -> "VORE" (0) V_. Power -> "V_" (0.) HT Power -> "V "&"0" () K PU Power R Side R Power -> "V SUS" (.) R-VTTPower -> "VTT_R_SUS" (.) N & S & GP Power N & S ore-power -> "V_" (?) N & S ore-suspend Power -> "VSUS_" (?) N GPX Power -> "VQ" (.) Other Power VUL R_VUL VUL VS TX Power Supply VS V VSUS_ VUL VUL -> S ( Q.) ( Q. ) ( Q/S ) V harge Pump -> VS MS-. VORE -> K PU ( HOK/ ) VR -> udio ( U/ ) R SUS -> R ( Q/S ) V -V V_ -> ST ( VR/ ) V_ -> K PU(I/O) F VQ -> GP ( Q/S ) V_ -> N & S ( VLINK ) ( Q/S ) V -> HT ( Q/ ) VTT_R_SUS -> R ( Q/ ) ocument Number MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, Power Generation MS- 0 Last ision ate: Wednesday, November, 00 0 of

31 Ver /0/ New SPE(opy from 0-0) ocument Number History MS- 0 MIRO-STR INT'L O.,LT. No., Li-e St, Jung-He ity, Last ision ate: Wednesday, November, 00 of

Cover Sheet 1 Block Diagram 2 GPIO SPEC. AMD K8 AM2-> 940 PGA Socket 4,5,6. System Memory DDR2 DUAL CHANNEL 7 DDR2 Terminations R & C

Cover Sheet 1 Block Diagram 2 GPIO SPEC. AMD K8 AM2-> 940 PGA Socket 4,5,6. System Memory DDR2 DUAL CHANNEL 7 DDR2 Terminations R & C M- VER:.0 *M P 0 K-M (R 00) *VI KM00 *VI VTRPLU (P X / VLink X) *Winbond EH(H) LP I/O *RELTEK RT0L 0/00 PHY *U.0 support (integrated into VTR) *RELTEK L ' OE *R IMM * *P LOT * ( X ) *PI LOT * Page over

More information

MS-6524 SIS 645/650 CHIPSET Willamette/Northwood 478pin mpga-b Processor Schematics

MS-6524 SIS 645/650 CHIPSET Willamette/Northwood 478pin mpga-b Processor Schematics Last Schematic Update ate: // MS- SIS / HIPSET Willamette/Northwood pin mpg- Processor Schematics PU: Willamette/Northwood mpg- Processor System rookdale hipset: SIS / (North ridge) + (South ridge) On

More information

VIA Apollo ProMedia Board Schematics

VIA Apollo ProMedia Board Schematics VI pollo ProMedia oard Schematics 0TF TITLE SHEET No. OVER SHEET SOKET 0 PROESSOR, NORTH RIGE VT0/, SOUTH RIGE VT/, LOK SYNTHESIZER GTL+ US N PULL UP RESISTORS SRM IMM SLOTS / 0 PI SLOT & PI SLOT PI SLOT

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

MS Version 0A 06/21/2001 Update. CPU: Willamette/Northwood mpga-478b Processor. System Brookdale Chipset:

MS Version 0A 06/21/2001 Update. CPU: Willamette/Northwood mpga-478b Processor. System Brookdale Chipset: over lock iagram GPIO Spec. lock Y & T IE ONNETORS MS- Version // Update INTEL (R) rookdale hipset Willamette/Northwood pin mpg- Processor Schematics mpg- INTEL PU Sockets - INTEL rookdale MH -- North

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

GIGABYTE GA-6OXT Reference Schematics

GIGABYTE GA-6OXT Reference Schematics E GIGYTE G-OXT Reference Schematics Revision :.0 TITLE OVER SHEET INTEL PIII SOKET-0 GMH (INTEL EP ) SRM SOKET (IMM,IMM,IMM) GP SLOT IH (INTEL 0) LOK SYNTHESIZER PI SLOTS ( PI,PI,PI,PI,PI ) FWH ( SST SL00

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface. S J TXR0 TXR TXR TXR[:0] TXR TXR LK TX[:0] TX0 TX TX0 TX TX TX TX TX TX TX TX TX TX TX TX TX R 0K R 0K J J0 PIV R 0K TXPR R0. H/E0 H/E H/E TXLV TXSO J J HRST HLK HPERR HGNT HISEL HEVSEL HSTOP HTRY HIRY

More information

Cover Sheet. Block Diagram DDR SLOT DDR TERMINATOR AGP SLOT PCI SLOTS LAN CONTROLLER

Cover Sheet. Block Diagram DDR SLOT DDR TERMINATOR AGP SLOT PCI SLOTS LAN CONTROLLER over Sheet lock iagram MIN LOK EN & R LOK UFFER MS- VERSION: SIS / HIPSET Willamette/Northwood pin mp- Processor Schematics mp- INTEL PU Sockets SIS / NORTH RIE R SLOT R TERMINTOR - - SIS SOUTH RIE - PU:

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please

More information

GIGABYTE GA-8I848P Schematics

GIGABYTE GA-8I848P Schematics GIGYTE G-IP Schematics Revision.0 SHEET TITLE SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET OM & P MOIFY HISTORY LOK IGRM P_ P_ P_ SPRINGLE HOST SPRINGLE R SPRINGLE GP, HU, S, VG SPRINGLE PWR R, HNNEL R

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP MU ROOTIS / ORO MU_NRESET R_[0..] R_[0..] R_ R_ R_ R_ R_ R_0 R_0 R_ R_ R_ R_ R_ R_ OTG_S_VUS OTG_S_N OTG_S_P OTG_S_I OTG_S_O OTG_S_PWR OTG_S_I OTG_S_N OTG_S_P OTG_S_O OTG_S_VUS UT_USER UT_USER SW_USER

More information

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

PCnet-FAST+ Am79C PQFP

PCnet-FAST+ Am79C PQFP NOTE: Place bypass caps close to power pins. EEPROM Pnet-FST+ m 0 PFP EEPROM Revision ate rawn omments 0 S Initial Release. NetPHY-LP LT Reference esign 0// S // // RF NetPHY-LP_LT_ Wednesday, ugust, NetPHY-LP

More information

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31] V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH

More information

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14 A ISIONS ZONE LTR ESRIPTION ATE APPROVE A INITIAL RELEASE --_0:0 J 0 0 0,,,, AF JP PAR [:0] ON PIV 0 SO LAV EN LK PHYS M LK STAT_A M0 M R R R R R R R 0K J J AR AR[:0] AR AR AR AR0 AR AR[:0] AR AR AR AR0

More information

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5. lock iagram I R Select I/SPI Mode Select MLK Source ommunication PG. US to I/SPI IS Signals PG. nalog Inputs PG. IS Interface Line-In / Microphone nalog Outputs PG. Headphone SGTL PG. igital Header P PSI

More information

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/ Power power.sch udio SOUN_OUT audio.sch Phi P[0..] P[0..] Phi P[0..] P[0..] PU Phi P[0..] P[0..] [0..] [0..] I/O MP ROMIS Phi [0..] [0..] I/O MP ROMIS Phi UL [0..] [0..] VI_S MP ula.sch LUE RE SYN M[0..]

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2 --00_: RV;E,F,G,H,J,K,L,M,N,P,R V;H,H,J,J,K,K,L,L,M,M,N,N,P,P V;,,,,,,,E,E,F,F,G,G SMOE MOE S EXP EXP EXP0 HIPI HIIPI HIPI HIPI0 EXTFILTER GN_ GN_0 IN- IN+ EN- EN+ VREF V_ES N RY PLK PULK LK SYN SYN SYN

More information

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160 Service Service Service W-V0 0-0 Product Service Group udio Service Information lready published Service Informations: ORRTION TO SRVI MNUL elow are corrections to the circuit diagram parts list: OMI OR

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT LTER YLONE III EP evelopment & Education OR SHEMTI ONTENT PGE TOP MEMORY OVER PGE, TOP SRM,FLSH 0 ~ 0 0 ~ 0 ISPLY VG, LE, SEGMENT 0 ~ 0 IN/OUT LOK, PS, RS, UTTON, SWITH, ONNETOR,S R 0 ~ FPG yclone II EP

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information

MS INTEL (R) Brookdale Chipset System Brookdale Chipset: On Board Chipset: (OPTION) Standard: 2 Channel S/W Audio-Realtek ALC201A

MS INTEL (R) Brookdale Chipset System Brookdale Chipset: On Board Chipset: (OPTION) Standard: 2 Channel S/W Audio-Realtek ALC201A over lock iagram GPO Spec. lock Y & T E ONNETORS MS- Version NTEL (R) rookdale hipset. Willamette/Northwood pin mpg- Processor Schematics mpg- NTEL PU Sockets NTEL rookdale MH -- North ridge NTEL H --

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF. POWER_KEY POWER_OFF US_IN WKEUP H_ET HG_STTUS PLYKEY +VRT VT VUS +VRT LI_.V LI_.V VUS VT VTT VTT VTT +V +V +V +V VTT V +V T uf uf R k R k uf uf R k R k VIN VOUT U XPM U XPM Vbat ON ON ON ON KW ON/OFF KW

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

HIgh Voltage chip Analysis Circuit (HIVAC)

HIgh Voltage chip Analysis Circuit (HIVAC) ate: esigner: RWING NO: SLE: SHEET: OF TOP MK HIgh Voltage chip nalysis ircuit (HIV) March H_I_RSEL H_I_RSEL H_I_SEL H_I_ H_I_ H_I_ H_I_SEL H_I_SW H_I_S H_I_S H_I_S H_I_P H_I_P H_I_P H_I_P H_I_PSH H_I_PSL

More information

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND TP RN V_ORE N_ N TP LKORY_ N_ LKORY S S_ TP RE TP LU EUT_ VP SLK SLK V V_E VIOLET TP VP XTL XTL R LKORY_ RN R TP LKORY_ N_ TP LKORY_ N_ LKORY S S_ RE TP LU EUT_ TP VP SLK V V_E VIOLET TP VP XTL XTL RN

More information

2004 Lexus LS 430 V8-4.3L (3UZ-FE) Vehicle > Powertrain Management > Diagrams > Electrical - Interactive Color (Non OE) Engine Controls - Page 1 of 7

2004 Lexus LS 430 V8-4.3L (3UZ-FE) Vehicle > Powertrain Management > Diagrams > Electrical - Interactive Color (Non OE) Engine Controls - Page 1 of 7 //0 Engine ontrols (Powertrain Management) - LLDT 00 Lexus LS 0 V-.L (UZ-E) Vehicle > Powertrain Management > Diagrams > Electrical - Interactive olor (Non OE) Engine ontrols - Page of https://my.alldata.com/repair/#/repair/article/0/component//itype//nonstandard/00

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

TX J WBX Common TITLE B 01 SCH,WBX,50 MHZ 2.2 GHZ TRANSCEIVER FILE: common_wbx.sch C104 NONE. C pF AGND:1 J101 C103 NONE RF_RX

TX J WBX Common TITLE B 01 SCH,WBX,50 MHZ 2.2 GHZ TRANSCEIVER FILE: common_wbx.sch C104 NONE. C pF AGND:1 J101 C103 NONE RF_RX R_TX 0 NON 0 000p TX 0 TX_ONN io_tx_ io_tx_ io_tx_ io_tx_ io_tx_ io_tx_0 io_tx_0 io_tx_0 io_tx_0 _V_RX: V_RX: V_RX: S_TX RX_ONN 0 QT 00 0 0 0 0 TX_ONN V_TX: V_TX: SL_TX _V_TX: TX io_rx_0 io_rx_0 io_rx_0

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA

SYMETRIX INC th Avenue West Lynnwood, WA USA ENE MI J XLR-FEMLE NOTE: ENE MI R K00 R K00 J (h ) isables phantom power for all mics. Remove R and/or R to disable phantom power for ense Mic and/or only. J XLR-FEMLE NP NP 0 NP R K00 R K00 NP R 0 NP

More information

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45 ON Y Pb Pr is(smk,sk,slrk,s) MP U V V pin con to Mainboard IR MI MI U WM SMK,SK,SLRK MII_(ST) URT JTG con U ML-H SPI FLSH U MXL-G U NN FLSH KFGU Gb SL +.V/. POR LO U +.V RJ RMII Eth PHY U LN US HOST RMII

More information

Inverted Input A to make routing easier fix in FPGA U2 ADS62P4X LVDS ADC

Inverted Input A to make routing easier fix in FPGA U2 ADS62P4X LVDS ADC 0 0 opyright 0 ttus Research. nverted nput to make routing easier fix in U SX VS V _0 0 p V_TX: R0 R R R S_ S_ S_ S_ V_TX: U TR T/ RST S 0 S S S R R S R0 S 0 % V_ 0 _ V V_ 0 _ in 00 R in _0 0 0 _0 0 0

More information

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s A g la di ou s F. L. 462 E l ec tr on ic D ev el op me nt A i ng er A.W.S. 371 C. A. M. A l ex an de r 236 A d mi ni st ra ti on R. H. (M rs ) A n dr ew s P. V. 326 O p ti ca l Tr an sm is si on A p ps

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

NHT Pro. A20 Digital Meter. From Low. Voltage 3 R814. Power 3. Supply. From Left Power Amp. From. Rigjht 2. Amp R810 4.

NHT Pro. A20 Digital Meter. From Low. Voltage 3 R814. Power 3. Supply. From Left Power Amp. From. Rigjht 2. Amp R810 4. igital Meter R0.K V 0 0.UF U0 R 0 V R0 K 0 0.uF 0.V R9 R K K V V V 0 09 0 N0 0UF/V Low 0UF/V 00UF/V R R 00K 00K 0 pf Left N0 0 N N 0 VR0 0K 0 0.uF R 0M 0 0.uF k U0 9 0 V0 0.uF N0 V PI 0 09 R R 0 SPL GREEN

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O THIS RWING IS THE PROPERTY OF NLOG EVIES IN. IT IS NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR USE IN FURNISHING INFORMTION TO OTHERS, OR FOR NY OTHER PURPOSE ETRIMENTL TO THE INTERESTS OF NLOG EVIES.

More information

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0 0 - limentacion 0 - onector Externo 0 - daptacion Puerto Serie 0 - Modem SIM00 TT_VOLTGE VN_ TX TX_U RX_GSM RX_GSM HRGE_STTUS P. RX RX_U TX_GSM TX_GSM ST_ ST_ P. P. P. P. R 0 R 0 TR_U RI_U TR_GSM TR_GSM

More information

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3. Title Page lock iagram MU & rduino Headers OSM & Power Supply On-board Peripherials Revisions Rev escription ate -Jun- V.0 -Feb- pproved Microcontroller Product Group 0 William annon rive West ustin, T

More information

MS-6719 Ver:1.0. MEDION ****** Ver:0B

MS-6719 Ver:1.0. MEDION ****** Ver:0B MI VRM.x M- Ver:. MEION ****** Ver: INTEL ocket ommand ddress U ata U PU lock R IMM Terminator PU: Pentium socket- Processor ystem hipset: I(N) I() On oard Function hip: LP I/O-WHF IEEE ERE-FW LN-Realtek

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

Stand by & Multi Block

Stand by & Multi Block _NEUTRL LX0S _LIVE 0.,.0mH + 0%, - 0% HOT Stand by & Multi lock TM0S MULTI TRNS(EER) M /KV RM0 M0 K/W(R) /00V M SFF00G(00V/0) 0 M0 M0 UF00 UF00 M UF00 OL M.uF/0V(L0W) QM OL S-GN ZM MMZVTG RM RM 00K(0)F

More information

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE -0 Power us and Switches V OR V JK RIK VINT VINT JK

More information

01 TITLE PAGE 02 MCU 03 DEBUG INTERFACE 05 POWER BRIDGE 06 MOSFET DRIVERS / VI SENSING XSKEAZ128REFDES

01 TITLE PAGE 02 MCU 03 DEBUG INTERFACE 05 POWER BRIDGE 06 MOSFET DRIVERS / VI SENSING XSKEAZ128REFDES Table of ontents 0 TITLE PGE 0 MU 0 EUG INTERFE 0 SUPPLY 0 POWER RIGE 0 MOSFET RIVERS / VI SENSING utomotive Product Group 0 William annon rive West ustin, T 9 esigner:. ZUZEK rawn by:. ZUZEK pproved:

More information

MAINS BUS (VEE AND RTN) MASTER BOARD SLAVE BOARD PORTS 1 THRU 24 PORTS 25 THRU 48 PORTS 49 THRU 72 PORTS 73 THRU 96 BOARD BLOCK DIAGRAM

MAINS BUS (VEE AND RTN) MASTER BOARD SLAVE BOARD PORTS 1 THRU 24 PORTS 25 THRU 48 PORTS 49 THRU 72 PORTS 73 THRU 96 BOARD BLOCK DIAGRAM ustomer Notice:Linear Technology has made a best effort to and reliable operation in the actual application, omponent affect circuit performance or reliability. ontact Linear pplications Engineering for

More information

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0.

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0. .V_MU.V_MU N V0LT P V N V N V N V N V 0.0U ES solution 0 0.0U J 0.0U J 0.0U J PV TP 0.U U 0 V WP SL VSS S T0 R 0 0 R R.K.K _WP_ R.K SU_SL SU_S SU_S R.V TP TP TP TP0 G J 0 00 TP TP TP TP TP TP R R R R R+

More information

EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface

EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface EFM US Type- 0 W harger History oard Function Title Page EFM & User Interface oard Power Page Rev. escription 00 Prototype version. 0 Initial release version. VUS Voltage Regulator ebug MU ebug Misc. P

More information

U1-1 R5F72115D160FPV

U1-1 R5F72115D160FPV pf R NF_ X MHz, pf ON_XTL ON_EXTL R R NF_,,,, R NF_ R NF_ R R,,,, M M M_LK M_LK SEMn TI TMS TK TRSTn K R K R K R K R EXTL XTL M M M_LK M_LK TESTM SEMn TI TMS_WTX TK_WSK TRSTn_WRX U- RFFPV VREF VREFVSS

More information

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON 0 _HI _LO F J 0V J 0V J 0V T T-00-N V V- KP0M 00uF/V _ON V N JV J ON -V_LY _ON V N W-0---S-0 _ON N PW000-SFH P.O. OX 0, NL. PTOOUH, ONTIO N KJ Y PHON (0) - FX (0) -0 WWW.YSTON. LT 00 igital Power Supply

More information

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector.

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE - Power us and Switches

More information

H-LCD700 Service Manual

H-LCD700 Service Manual H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug

More information

Am186CC and Am186CH POTS Line Card

Am186CC and Am186CH POTS Line Card RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to

More information

Cover Sheet Block Diagram. Clock Synthesizer. 462PGA Socket KT133(VT8363)---North Bridge. System Memory AGPPRO 4X SLOT PCI Connectors

Cover Sheet Block Diagram. Clock Synthesizer. 462PGA Socket KT133(VT8363)---North Bridge. System Memory AGPPRO 4X SLOT PCI Connectors // Update Version over Sheet lock iagram Page Size : "*." Layer: Stack:omponent/Gnd/Power/Solder MS- Micro-TX lock Synthesizer PG Socket KT(VT)---North ridge,,, mils trace impenence Ohms ielectric ~. Prepreq

More information

P50V +IN 4 -VS AD8065AR. Cap Semi SH_CLEAR. C19 Cap Semi 0.1uF R210. Res3 15K, 1% P50V U VS -IN P50V. Vout +IN -VS AD8065AR SUB_TO_ADC

P50V +IN 4 -VS AD8065AR. Cap Semi SH_CLEAR. C19 Cap Semi 0.1uF R210. Res3 15K, 1% P50V U VS -IN P50V. Vout +IN -VS AD8065AR SUB_TO_ADC P0V PV J00 R_R R0 Res 00.uF JP0 Header R0 Res 0k 0 ode T 0.uF P0V R0 U0 Res.0K SH_UF 0R U0 OM V+ SH_MIN NO IN SH_SWITH SH_SWITH IN OM R0 GN NO Res 0 PI_ P0V R0 SH_MIN Res 0 0 pf mca SH_LER SH_LER U0 0R

More information

Exhibit 2-9/30/15 Invoice Filing Page 1841 of Page 3660 Docket No

Exhibit 2-9/30/15 Invoice Filing Page 1841 of Page 3660 Docket No xhibit 2-9/3/15 Invie Filing Pge 1841 f Pge 366 Dket. 44498 F u v 7? u ' 1 L ffi s xs L. s 91 S'.e q ; t w W yn S. s t = p '1 F? 5! 4 ` p V -', {} f6 3 j v > ; gl. li -. " F LL tfi = g us J 3 y 4 @" V)

More information

P a g e 5 1 of R e p o r t P B 4 / 0 9

P a g e 5 1 of R e p o r t P B 4 / 0 9 P a g e 5 1 of R e p o r t P B 4 / 0 9 J A R T a l s o c o n c l u d e d t h a t a l t h o u g h t h e i n t e n t o f N e l s o n s r e h a b i l i t a t i o n p l a n i s t o e n h a n c e c o n n e

More information

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1 header). Also used on IO Matrix (IOMx) NXP VKIT-SZV Table of ontents 0 LOK IGRM N NOTS 0 I/O Headers 0 Power/MU 0 Peripherals 0 US/OSM Revisions Rev escription esigner ate X Initial raft 00 Release 0/0/ X hanged MU to SZV 0// U T I O N : This

More information

POWER Size Document Number Rev Date: Friday, December 13, 2002

POWER Size Document Number Rev Date: Friday, December 13, 2002 R0 [ /W 0 0.00uF/00V - D0 KP0M L0 L D0 N 0 00uF/00V 0 0.uF R0 M [ /W R0 M [ /W R0 M [ /W R0 M [ /W 0 0.00uF/KV D0 PS0R 0 0uF R0 00K [ W D0 FR0 R0 0 [ /W O O T0 O,, POWER X'FMR 0, D0 DQ0 R [ /W 0.00uF/00V

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13 Table of ontents Title lock iagram KEZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Initial raft Revisions. Remove Motor ontrol onnector J. Remap J, J, J, J pinout. dd one series resister

More information

CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H

CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H V N N V N_TX N_TX U TX V 00nF N_H R 0 J JUMPER N_H N_TX N_TX U TX V 00nF N_H R 0 J JUMPER N_H N_RX N_RX V NP R RX Vref VSS N_L Rs 0K MP R N_H N_L N_L J ON N_RX N_RX V NP R RX Vref VSS N_L Rs 0K MP R N_H

More information