GIGABYTE GA-8I848P Schematics

Size: px
Start display at page:

Download "GIGABYTE GA-8I848P Schematics"

Transcription

1 GIGYTE G-IP Schematics Revision.0 SHEET TITLE SHEET TITLE OVER SHEET OM & P MOIFY HISTORY LOK IGRM P_ P_ P_ SPRINGLE HOST SPRINGLE R SPRINGLE GP, HU, S, VG SPRINGLE PWR R, HNNEL R HNNEL R TERMINTION GP IH PI, US, HU, LN IH IE, GPIO, ST, TRL IH, FWH IS0 LOK GEN PI_ PI_ PI_ 0 OE UIO JK, L_OUT, F_UIO ITE OM_LPT IE FN/HWMO K_PS FPNEL US ONN R POWER VORE POWER TX, OTHERS POWER KINNERETH-R LN(S-) KINNERETH-R LN(S-) KINNERETH-R LN(S-) OMPONENT SIE ( oz. opper) SIE ( oz. opper) SIE ( oz. opper) SOLER SIE ( oz. opper) GIGYTE ORP. OVER SHEET Size ocument Number Rev ustom G-IP.0 ate: Sheet of

2 Model Name: G-IP Version :.0 omponent history ate hange Item Reason IPL-00-0 EVT OM REY P.0 0.X0. IPL U//X/V R // > // IPL-00-0 P,, --> R0, K// -> //. R.K->K,R K->K,R.K->0,R K->K,R K REMOVE,Q ->N00 FOR -STEPING ELERON PU Modify Prescott PU OOTSEL ontrol ircuit ircuit or P layout history ate hange Item Reason IPL-00-0 P,, IPG-00-0 P,, IPG-00-0 P IP-G REV.0, IP-00-0 P IP REV.0, MIP-N-0 FOR K OM 0-0 R K -> K, R 0 ->.K N-0-0 FOR OST-OWN VERSION VT PVT PVT MIPG > MIPG-N-0 FOR K OM EN-0-0 P, MP FOR PS PU PROHOT MOIFY GIGYTE ORP. OM & P MOIFY HISTORY Size ocument Number Rev ustom G-IP.0 ate: Sheet of

3 LOK IGRM INTEL Pentium () LOK GENERTOR KV =.V PGE VORE =.V / SLEEP :.V VORE =.V PGE,, VI0~ PWM/OTHER POWER VORE =.V (0-00MHZ) / SLEEP :.V VS,-V,V,,,VUL VTT_R,_VSTR PGE,, GP SLOT X VQ =.V (GP POWER X) =.V V = V VUL =.V = V PGE GI_LO, GI_HI G0~ ST0,ST0- ST,ST- S0~ SST,SST- GE0~- ST0~ GP US GMH SPRINGLE VORE =.V / SLEEP :.V _VSTR =.V(MEMORY) VQ =.V (GP POWER X, HULINK) HL0~0 ONTROL US IH PGE,,,0 HU LINK LK0~ -LK0~ M0~ M~ M0~ -QS0~ M0~ LK0~ -LK0~ M0~ M~ M0~ -QS0~ M0~ HNNEL R SRM IMM X _VSTR =.V(MEMORY,SUSPEN POWER) VTT_R =.V PGE,, KINNERETH-R & US ONN PGE US PORTS 0~ IE Primary and Secondary = V VS = V VUS = V PGE, =.V(I/O,MEMORY/I,VLINK/I) VUL =.V(SUSPEN POWER) =.V RTV =.V PGE,, = V SERIL T PGE PI US = V - = -V = V = V VUL = V PI SLOT,,,,, PGE 0, = V FWH = V = V PGE PGE OE L0 FRONT PNEL LP US LP I/O ITE V = V =.V = V V = V PGE LINK P = V = V VS = V = V P_VS = V PGE = V VS = V VT = V PGE UIO PORTS : LIN_ OUT LINE_IN _IN FRONT UIO MI PGE 0, = V VS = V = V FNS / HWMO PGE I/O PORTS : OM OM LPT PS F PGE, GIGYTE ORP. OM & P MOIFY HISTORY Size ocument Number Rev ustom.0 G-IP ate: Sheet of

4 PU SOKET SP-P X PS P PU(,)SOLER SIE G-IP.0 P ustom Size ocument Number Rev ate: Sheet of -HTRY H H0 H H H H -HREQ H -HLOK -HINIT H -HREQ -PURST -EFER H H H H H H -HITM H H -HST0 -R0 -NR H -PRI H H H H H[..] H[..] -HIT H -RS0 -SY H H H -HS H0 H H0 -HREQ H -HST -RY -HREQ0 -HREQ -RS -RS TESTHI0 TESTHI TESTHI OOTSEL -PURST -R0 TESTHI TESTHI0 TESTHI TESTHI H[..] -HST0 H[..] -HST -HTRY -HINIT, -HITM -HIT -RY -EFER -SY -PRI -NR -HS -HREQ -HREQ -HREQ -HREQ -HREQ0 -RS -RS -RS0 -HLOK -R0 -PURST OOTSEL TESTHI VORE VORE VORE VORE VORE VORE VORE S 00U/V/SP-P/X 0U//X/.V R / 0U//X/.V 0U//X/.V RN /PR 0U//X/.V 0U//X/.V 0 0U//X/.V 00 0U//X/.V SOKET_ SK/G/W/IP E E E E 0 E E E E E E 0 0 V V V W W W W Y Y Y Y E E E E E0 E E E0 0 E E E0 E E0 N N N M N M M L M L K L K K L H J J K J Y W V U T W R V T U P U T R P P R T R G V G L K K J U W Y H H E H F E W G V F G F J OOTSEL OPTIM/OMPT VORE VORE VORE VORE VORE VORE VORE VORE VORE VORE0 VORE VORE VORE VORE VORE VORE VORE VORE VORE VORE0 VORE VORE VORE VORE VORE VORE VORE VORE VORE VORE0 VORE VORE 0 ST0 REQ REQ REQ REQ REQ0 0 0 ST S P0 P INIT NR P P P P0 TESTHI TESTHI TESTHI0 R0 PRI SY EFER RY HIT HITM IERR INIT LOK MERR RESET# RS RS RS0 RSP TRY 0U//X/.V 0 0U//X/.V P//X/0V/X P//X/0V/X R / S 00U/V/SP-P/X 0 0U//X/.V

5 VORE R 00// GTLREF GTLREF R // 0 U//Y/0V 0P//N/0V/X losed to Pin-F0 Place outside of PU socket VORE OMP0 OMP R.// R.// SOKET_ F F F F F F LEGEY PU, VI[0..] VI.U//Y/.V 0/0/0 mils, TMPIN THERMN R K/ VI t least 0 mil U//Y/0V R0.K//X, PWM_EN 0 R0 0.0U//X/V.K//X PULK PULK F -PULK LK0 F -PULK LK ITP_LK0 ITP_LK -0M -0M -FERR 0M -FERR -IGNNE FERR -IGNNE IGNNE INTR INTR NMI LINT0 NMI E -SMI LINT -SMI -STPLK SMI -STPLK Y STPLK VI VI[0..] VI VI E VI VI E VI VI E VI VI E VI0 VI E VI0 F VI F VOREPLL VIPRG 0 _SENSE _SENSE _SENSE E IOPLL _SENSE _SENSE _SENSE E RSV RSV TMPIN RSV THERM THERM -THERM THERMTRIP VIPWRG F RSV F RSV 0 0.0U//X/V SK/G/W/IP VORE VORE VORE VORE VORE VORE VORE VORE0 VORE VORE VORE VORE VORE VORE VORE VORE VORE VORE0 VORE VORE VORE VORE VORE VORE VORE VORE VORE VORE0 VORE VORE VORE VORE SEL0 SEL TESTHI OMP0 OMP PM PM PM PM PM PM0 TESTHI0 R# TESTHI GTLREF GTLREF GTLREF GTLREF0 TESTHI TESTHI TESTHI TESTHI TESTHI TESTHI TESTHI PWRGOO PROHOT SLP TK TI TO TMS TRST N N N N P P 0 P P R R R R T T T T 0 U U U U V G H H H H 0 J J J J K K K K L L 00 L 0 L 0 M 0 M 0 M 0 M 0 E 0 E 0 E 0 E 0 E E E E F F F F F0 F 0 L P Y E F F0 0 0 F E FS_ FS_, FS_ FS_, TESTHI OMP0 OMP -PM -PM -PM -PM -PM -PM0 TESTHI0 TESTHI GTLREF TESTHI_ TESTHI TESTHI PUPWROK -PROHOT -PROHOT, -PUSLP TK 0 TI P/ TO TMS -TRST VORE R0 0/ PUPWROK -PUSLP 000P//X/0V Put on V-UT top VORE L 0UH/00/0m/S Note: & VOREPLL define doesn't same as old P design kit lose to PU VORE L 0UH/00/0m/S U//Y/0V U//Y/0V.U//Y/0V VOREPLL s close as possible to PU socket VOREPLL Trace width doesn't less than Mil VORE RN /PR R0 / TESTHI TESTHI0 TESTHI_ TESTHI VORE R / R0 / RN /PR -PM -PM -PM0 -PM -PM -PM lose to PU TMS R0 / TO R / TI R / -TRST R / TK R / VOREPLL VORE R 0//-PROHOT Pull up must place end of route P Size ocument Number Rev ustom G-IP.0 ate: Sheet of

6 G-IP.0 P ustom Size ocument Number Rev ate: Sheet of H0 H H H H H H H H H H H0 H H H H H H H H H H H H0 H H0 H H H H H H -I0 STP0 STN0 -I STP STN H H H H0 H H H H H H H H H H H H H -I H0 H STP H STN H H H H H H H H STN H H -I H STP H0 H[0..] H[..] H[0..] H[..] -I0 STN0 STP0 -I STP STN -I STN STP -I STN STP H[..] H[..] VORE K K_IT K K_IT K K_IT SOKET_ SK/G/W/IP E E F F F F F F F F F 0 0 T T T T R R P R N N M N M P N M P R P Y Y Y W Y W V V U V U U U V W W F F F F G G G 0 0 E E E 0 0 F F F F F0 F F F F F0 J H G E E F H K J L M H G L F E F F G E G K J H F VORE VORE VORE VORE VORE VORE0 VORE VORE VORE VORE VORE VORE VORE VORE VORE VORE0 VORE VORE VORE VORE 0 I# STN STP 0 0 I# STN STP SKTO# I#0 STN0 STP0 0 0 I# STN STP VORE R PU_RM/IM_NEW K K_IT K K_IT K K_IT

7 PU INTERFE NER MH lose to GMH side N. HETSINK L H L FS_ FS_ L L H X(NO) X X. X. X. X. X FOR SP P (MHZ) REMOVE R,R R,U, GP EFULT HIGH(PT ISLE) LOW (PT ENLE) PT ENLE R0,R REMOVE INPUT HIGH.V G-IP.0 SPRINGLE HOST ustom Size ocument Number Rev ate: Sheet of OUPON OUPON -PURST -I -R0 -HIT -RY STP0 -I -RS0 -HTRY -RS STN -HLOK -SY STN -I -I0 -EFER STN -RS STP -NR -HITM -PRI -HS STP STN0 STP -HREQ -HREQ0 -HST -HREQ -HREQ -HST0 -HREQ H0 H H H H H H H H H0 H H0 H0 H H H H H H H0 H H H H H H H H H H H H H H H H H H H H H H H H H0 H H H H H H H H H H H H H H H H H0 H H MHLK -MHLK H H H0 H H H H H H H H0 H H H H H H H H0 H H H H H H H H H H HSWNG HROMP -PROHOT H[0..] H[..] GTLREF HSWNG PWROK L_ FS_ HROMP L_ L_ L_ L_ L_ L_ L_ H[0..] -HREQ0 -PROHOT, FS_, H[..] -HREQ -HREQ -HREQ -HREQ -HST0 -HST MHLK -MHLK STP0 STN0 -I0 STP STN -I STP STN -I STP STN -I -HS -HTRY -RY -EFER -HITM -HIT -HLOK -R0 -NR -SY -PRI -RS0 -RS -RS HSWNG GTLREF GTLREF PWROK,,0, -PURST PWROK,,0, FS_, GP0 GMHP GMHP V U0 H/TI NS TI,NS Q LK Q PR L U NSZ/X FS U SPP MH "" 0 L E K 0 J E0 J F F J G F E H K E F G0 J G J L J 0 L K L G F L E F G L E K E E G E E E F E 0 0 E E0 E G0 F E F J L G G F F E E J G E K J L J F F E K G G0 L E K J H0 G E E 0 E0 0 L0 L L H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# HREQ0# HREQ# HREQ# HREQ# HREQ# HST0# HST# HLKP HLKN HSTP0# HSTN0# INV0# HSTP# HSTN# INV# HSTP# HSTN# INV# HSTP# HSTN# INV# S# HTRY# RY# EFER# HITM# HIT# HLOK# REQ0# NR# PRI# SY# RS0# RS# RS# PURST# PWROK# HROMP HSWING HVREF H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# PROHOT# SEL0 SEL OUPON OUPON R 0// R 0// R 0// 0.U//Y/V 0 U//Y/0V U//Y/0V 0.0U//X/V/X 0P//N/0V/X 000P//X/0V 0.0U//X/V R K/ R0.K//X N_FN HX/N_FN/X R 0//X R 00// R.K/ OUPON OUPON R0 K/ R K/ R.K//X U//Y/0V/X R K/ U0 H/TI NS TI,NS 0 Q LK Q PR L R.K/ R 0//X R K/ U//Y/0V/X HS HET SINK/SP-0E00-0/0/0 HS HET SINK/GIGYTE/X U//Y/0V R K//X

8 R INTERFE losed to R losed to R losed to R losed to MH losed to MH losed to R.K.K.K.K losed to R G-IP.0 SPRINGLE R ustom Size ocument Number Rev ate: Sheet of M[0..] M[0..] M[0..] QS[0..] M[..] SMYROMP SMYROMPVOH SMYROMPVOL RVREF SMYROMPVOH SMYROMPVOL RVREF RVREF SMYROMP M KE SMXROMPVOL M M M M M M M M M M -LK M M -SWE -S0 LK M M0 M0 M M M M M M M M M M M M0 -S SMXROMP M0 M M M0 -LK M M M M M M M M -LK M M M SMXROMPVOL M M M M M M M M M KE0 -LK0 QS M M M0 SMXROMPVOH M QS0 M M M M M LK0 -LK LK M QS M0 M M RVREF M QS M SMXROMP -SS M QS M M M M M M LK LK M0 M M M S0 SMXROMPVOH M0 M M QS M QS M -SRS -LK LK M M M0 M M S M M QS -S -S KE KE S0,, S,, M[0..],, M[..],, M[0..],, M[0..],, QS[0..],, -SWE,, -SS,, -SRS,, -S, -S0, KE, KE0, LK0 -LK0 -LK LK LK -LK SMYROMPVOL SMXROMPVOL SMXROMPVOH SMXROMP SMYROMPVOH SMYROMP RVREF -LK, LK, LK, -LK, -LK, LK, -S,, -S,, KE,, KE,, RV RV RV RV RV RV RV U//Y/0V 0.0U//X/0V 0.0U//X/0V 0 U//Y/0V/X R 0// 0.U//Y/V/X R hannel U SPP MH "" J L K N L0 L L N P P J N N L M P P M Y E H Y Y W L0 N M0 P0 K K P N N N K K M L P P E K N L N P P0 P M N M0 L0 L P P P P M L P L N P M P M P M L N P L P P M0 P0 P P P M M N M N F F H G F H G E V W V V U U M M T T K K T P L L H H J H E F K J G F SM_0 SM_ SM_ SM_ SM_ SM_ SM_ SM_ SM_ SM_ SM_0 SM_ SM_ SM_ SM_ SM_ SM_ SM_ SWE_# SS_# SRS_# S_0 S_ SS_0# SS_# SS_# SS_# SKE_0 SKE_ SKE_ SKE_ SMLK_0 SMLK_0# SMLK_ SMLK_# SMLK_ SMLK_# SMLK_ SMLK_# SMLK_ SMLK_# SMLK_ SMLK_# SMVREF_ SMXROMP SMXROMPVOH SMXROMPVOL SQS_0 SM_0 SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQS_ SM_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQS_ SM_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ SQS_ SM_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQS_ SM_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQS_ SM_ SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQS_ SM_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQS_ SM_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ R.// U//Y/0V U//Y/0V U//Y/0V U//Y/0V U//Y/0V/X R 0// R 0K// U//Y/0V R 0K// R hannel U SPP MH "" G J E K G L F L J F L J0 E L L E W W W Y U T V W K F G E G G0 F G N N J0 H K L N N0 P R R F G J0 E L E L F K G G G E L K L K J J J G E E E0 G K L K J E H J K H G F J J F E0 0 Y E U0 U 0 W0 U T V U R L M P R0 K L0 R R P L J0 J K0 H F G N M J G SM_0 SM_ SM_ SM_ SM_ SM_ SM_ SM_ SM_ SM_ SM_0 SM_ SM_ SM_ SM_ SM_ SM_ SM_ SWE_# SS_# SRS_# S_0 S_ SS_0# SS_# SS_# SS_# SKE_0 SKE_ SKE_ SKE_ SMLK_0 SMLK_0# SMLK_ SMLK_# SMLK_ SMLK_# SMLK_ SMLK_# SMLK_ SMLK_# SMLK_ SMLK_# SMVREF_ SMYROMP SMYROMPVOH SMYROMPVOL SQS_0 SM_0 SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQS_ SM_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQS_ SM_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ SQS_ SM_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQS_ SM_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQS_ SM_ SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQS_ SM_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQS_ SM_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ R.// R0.// R.// U//Y/0V R 0K// U//Y/0V R 0.K// 0.0U//X/0V U//Y/0V R 0.K// U//Y/0V R0 0.K// U//Y/0V P//X/0V/X U//Y/0V P//N/0V/X S0 0.U//Y/V//X R 0.K// R 0K// U//Y/0V/X

9 LOSE TO MH lose to MH 0.V VQ*0. 0 mil trace with mil space Place mid of bus trace G-IP.0 SPRINGLE GP,HU,S,VG ustom Size ocument Number Rev ate: Sheet of G G -GE0 -GE -GE -GE G G G G G0 G G G G G0 G G S0 S S S S S S S G G G[0..] S[0..] HL[0..0] TP_GMH_G TP_GMH_G0 GMHV -GFRME -GTRY -GSTOP -GIRY -GEVSEL GPR -GREQ -GGNT GROMP ST0 -ST0 G0 G G G G G G G G G G0 G G G G G ST -ST -SST SST HL0 HL HL HL HL HL HL HL ST0 ST ST -WF -RF -PIPE GI_LO HL0 HLSTF HLSTS HLROMP_MH -PIRST TP_GMH_P HLROMP_MH GROMP HL_SWING_MH HL_VREF_MH GSWING MH_GPREF GSWING MH_GPREF HL_VREF_IH HL_SWING_IH HL_SWING_MH -IHSYN HL HL LROMP LSWING_SPG LVREF_SPG LROMP HL_VREF_MH GMHV G[0..] -IHSYN S[0..] HL[0..0] -GE0 -GE -GE -GE -GFRME -GEVSEL -GIRY -GTRY -GSTOP GPR -GREQ -GGNT -ST0 ST0 ST -ST -SST SST ST0 ST ST -PIPE -WF -RF GI_LO HLSTF HLSTS -PIRST,,,, GSWING MH_GPREF HL_SWING_IH HL_VREF_IH LSWING_SPG 0 LVREF_SPG 0 HL_VREF_MH HL_SWING_MH VQ VQ VQ VQ R.// 0.U//Y/V 0.U//Y/V R.// VG GP HU S U SPP MH "" Y W U U H V W N M R0 R M M N N N F G K G K L L L J H J H H E E K H F 0 F G E H G J J G F F G P J K G0 G N P R E E 0 W0 W W V V V Y Y W Y V W U T T T R P P P M U T R P R R U U0 U T H F F E H G H G G E F F J N P R R R E M R GE0 GE GE GE GFRME GLKIN GEVSEL GIRY GTRY GSTOP GPR/_ETET GREQ GGNT GROMP GVSWING GVREF GRF GWF I_HI I_LO GST0 GST GST HI0 HI HI HI HI HI HI HI HI HI HI0 HISTRF HISTRS HI_ROMP HI_SWING HI_VREF I0 I I I I I I I I I I0 ISTRF ISTRS I_ROMP I_SWING I_VREF REFLK EXTTS# IH_SYN# RSTIN# RESERVE_ RESERVE_ RESERVE_ RESERVE_ RESERVE_ GSTF0 GSTS0 G0 G G G G G G G G G G0 G G G G G GSTF GSTS G G G G G0 G G G G G G G G G G0 G GSSTF GSSTS GS0# GS# GS# GS# GS# GS# GS# GS# _T _LK RE RE# GREEN GREEN# LUE LUE# HSYN VSYN REFSET N_ N_ N_ N_ N_ N_ N_ N_ N_ N_0 N_ N_ N_ N_ N_ N_ N_ N_ N_ N_0 0.0U//X/V 0.0U//X/V R // R0 // 0.U//Y/V R 0/S/X R 0/S/X 0.U//Y/V R.// R //

10 0 Mil 000m 0m Mil 0 mil trace with mil space lose to N/ VQ*0. VQ*0. O-LYOUT LOSE MH O-LYOUT G-IP.0 SPRINGLE PWR ustom 0 Size ocument Number Rev ate: Sheet of LSWING_SPG LVREF_SPG _FS _FS _PLL _SM _SM _ LSWING_SPG LVREF_SPG VQ RV VQ VQ VQ GMHP GMHP VQ RV VQ VQ UF SPP MH "" R R R R R R0 R R R R N N0 N N N N N0 N N N N N0 M M M M M M M M M M M M L L K K K K K0 K K K K K0 K K J J J J J H H0 H H H0 H H H H H0 H H G G G G G G G0 G G G G G F F0 F F F F0 F F F F F F F E E E E E E E E0 E E Y Y Y0 Y Y Y Y0 Y Y Y Y W W W W V V0 V V V V V V0 V V V V U U U U T T T0 T T T T0 T T T T T R R R P P0 P P P P P P P N N N N M M0 M M M M M L 0.U//Y/V//X S S 0.U//Y/V//X 0.U//Y/V//X S 0.U//Y/V//X S U//Y/0V/X S 0 0.U//Y/V 0.U//Y/V 0.U//Y/V 0.U//Y/V/X R // R // R // 0.U//Y/V 0.U//Y/V 0.U//Y/V 0.U//Y/V//X S 0.U//Y/V//X S 0.U//Y/V 0.U//Y/V 0.U//Y/V U//Y/0V/X 0.U//Y/V 0.U//Y/V 0.U//Y/V 0.U//Y/V 0.U//Y/V 0.U//Y/V 0.U//Y/V.U//Y/0V/X U//Y/0V L 0.UH//0m/S L UH/0//S 0.U//Y/V E 00U//0V//X 0 0.U//Y/V 0.U//Y/V//X S 0.U//Y/V//X S 0.U//Y/V//X S 0U//Y/0V 0 0.U//Y/V POWER UE SPP MH "" F E E L L L M M M M M M M N N N N N N P P P P P R R R R R R E R G G Y J J J J K K K K L L L L0 L M M M0 M N N0 N P0 P R T T T T T0 U U U0 V V V0 W W W0 Y Y Y Y Y0 G J J J J J K K K K L L L L L Y VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT _FS VTT VTT _R _R _R _R _R _R _R _R _R _R _R _R _R _R _R _R _R _R _R _R _R _R _R _R _R _R _R _R _R _R _GP _FS _PLL R _R _R _GP _GP _GP _GP _GP _GP _GP _GP _GP _GP _GP _GP _GP _GP _GP _GP _ VTT VTT VTT E0 00U//0V//X 0.U//Y/V/X 0 0.U//Y/V//X S 0.U//Y/V/X UG SPP MH "" L L L L K K K K K K0 K K K K K J J J J J0 J J J J J0 H H0 H H H H0 H H H H H H H H G G G F F F F0 F F F F F0 F F F F E E 0 0 0

11 For Register R Support G-IP.0 R, HNNEL GIGYTE ORP. Size ocument Number Rev ate: Sheet of QS QS -LK QS QS VREF_R QS0 QS QS LK QS M0 M M M M M M M S S0 M M M M M M M0 M M M0 M M M KE0 KE -SS -S -S0 LK -LK -LK0 LK0 -SRS -SWE SMLK SMT M M M M0 M M M M M0 M M M M M M M M M M M M M M0 M M M M M M M M M M M M M M M M M M M0 M M M M M M M M M M M0 M M M M0 M VREF_R -RESET_R M M M M M M0 LK -LK VREF_R SMT SMLK KE KE -S -S LK -LK -LK LK -SS -SRS -SWE M0 M M M M M M M M M M0 M M M M M M M M M M M M M M M M M M M M M0 M M M M M M M M0 M M M M M M M0 M0 M M M M M M M M M M M0 M M M M M M M S S0 M M M M M M M0 M M M0 M M M QS QS QS QS QS0 QS QS QS M M M M M M0 M[0..],, QS[0..],, M[0..],, M[0..],, S0,, S,, -S0, -S, -SWE,, -SS,, -SRS,, KE0, KE, LK -LK -LK0 LK0 -LK LK SMT,,, SMLK,,, -RESET_R -RESET_R VREF_R M[..],, -S,, -S,, KE,, KE,, -LK, LK, LK, -LK, LK, -LK, -RESET_R RV RV RV RV RV RV RV R R/GF/PURPLE WE 0 S RS VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ V V V V V V V V V S0 S N/S N/S QM0 QM QM QM QM QM QM QM QM KE0 KE K0/NU K0/NU K K K/NU K/NU WP QS0 QS QS QS QS QS QS QS QS S SL S0 S S VSP VI VREF N N N N N N/FETEN 0 0.U//Y/V 0 00P//N/0V/X 0 00P//N/0V/X R.K/ R // R // 0 0.U//Y/V/X R R/GF/PURPLE WE 0 S RS VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ V V V V V V V V V S0 S N/S N/S QM0 QM QM QM QM QM QM QM QM KE0 KE K0/NU K0/NU K K K/NU K/NU WP QS0 QS QS QS QS QS QS QS QS S SL S0 S S VSP VI VREF N N N N N N/FETEN 0 0.U//Y/V

12 G-IP.0 R, HNNEL GIGYTE ORP. Size ocument Number Rev ate: Sheet of M M M M -SRS M M LK QS M QS M M M M M0 M S0 M M M M VREF_R M M M M M -S QS0 M M M M SMT -LK M M0 KE KE QS M M M M M LK M M0 -LK M M M M -SWE -SS QS M M SMLK QS M M M M M QS QS M0 M M M0 M M M S M M M M LK -S M M0 M M M0 M0 M M M M -LK M M M M M M M M M M M M M0 M M M M0 M M[..] -LK, KE,, QS[0..],, LK, -SS,, -S,, SMT,,, -LK, LK, M[0..],, -S,, M[0..],, -LK, -SRS,, -RESET_R SMLK,,, KE,, S0,, LK, -SWE,, S,, M[..],, M[0..],, VREF_R RV RV RV R R/GF/PURPLE WE 0 S RS VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ V V V V V V V V V S0 S N/S N/S QM0 QM QM QM QM QM QM QM QM KE0 KE K0/NU K0/NU K K K/NU K/NU WP QS0 QS QS QS QS QS QS QS QS S SL S0 S S VSP VI VREF N N N N N N/FETEN 0 0.U//Y/V

13 RVTT ecouple R TERMINTION HNNEL RVTT ecouple HNNEL RVTT RVTT RV ecouple N 0.U/P/X N 0.U/P/X N 0.U/P/X N 0.U/P/X RVTT N 0.U/P/X N 0.U/P/X N 0.U/P/X N 0.U/P/X EFULT MOUNT RV hannel - LOSE N 0.U/P/X N 0.U/P/X N 0.U/P/X N 0.U/P/X 0.U//Y/V 0.U//Y/V 0.U//Y/V 0.U//Y/V 0.U//Y/V 0.U//Y/V/X 0.U//Y/V 0.U//Y/V/X N 0.U/P/X N0 0.U/P/X N 0.U/P/X M M M0 QS0 M M M M0 M M M M M M QS M M M M QS M M M M QS M M M M M M0 M M M QS M M M M M0 M M M M M0 M M QS M M M M0 M QS M M Ohms S[0:] -S[0:] KE[0:] M[..] M[0..] R / R / R / R0 / R0 / RVTT S[0:],, -S[0:],, KE[0:],, M[..],, M[0..],, RN /PR RN /PR RN /PR RN /PR RN /PR RN /PR RN /PR RN /PR RN /PR RN /PR RN /PR RN /PR RN /PR M M M M M M M M M M QS M M M M M M M M M M M0 M M0 M M M M M M M S M0 M0 M KE0 KE KE KE -S -S,, -SS -S0 M M M M M S0 -S R / R / R / R / R00 / R0 / R / M R / R /,, -SWE R /,, -SRS Ohms QS[0..] M[0..] M[0..] RVTT QS[0..],, M[0..],, M[0..],, RN /PR RN /PR RN /PR RN /PR RN /PR RN /PR RN /PR,, M,, M M M R / R / RVTT RVTT GIGYTE ORP. 0U//Y/0V 0U//Y/0V U//Y/0V/X U//Y/0V/X 0 U//Y/0V RN U//Y/0V/X /PR U//Y/0V/X U//Y/0V RV U//Y/0V/X RN U//Y/0V /PR U//Y/0V/X 0.U//Y/V/X U//Y/0V U//Y/0V/X 0.U//Y/V/X U//Y/0V 0 U//Y/0V/X U//Y/0V 0.U//Y/V/X U//Y/0V/X RN U//Y/0V/X /PR 0.U//Y/V/X U//Y/0V 0 0.U//Y/V RN /PR E 000U//.V/E/X R TERMINTION Size ocument Number Rev G-IP.0 ate: Sheet of

14 S[0:] G[0:] S[0:] G[0:] GP X/X VS VQ V VQ 0mil R.K/ E 000U//.V/ -PIRQ -PIRQ GPLK GPLK -GREQ -GREQ ST0 ST0 ST ST -RF -RF GI_LO GI_LO S0 S SST SST S S VUL G G G G ST ST G G G G -GE -GE -GIRY -GIRY GP OVRNT# V V US INT# LK REQ#. ST0 ST RF# RESV S0. S S_ST S S RESV VS.. _ST VQ. /E# VQ. IRY# V TYPEET# RESV US- INT# RST# GNT#. ST RESV PIPE# WF# S. S S_ST# S S RESV RESV. 0. _ST# G/E# VQ. 0 VQ. FRME# G_ET -PIRQ -GPRST -GGNT ST -PIPE -WF S S -SST S S G0 G G G -ST -GE G G0 G G -GFRME -G_ET -PIRQ,0,, -GPRST -GGNT ST -PIPE -WF -SST 0 P//N/0V/X -ST -GE -GFRME -TYPE_ET, -IO_PSON VS -TYPE_ET R0.K/ VS R0 -TYPE_ET G 0/SHT/X S GP_ R0 0//X Q N00 WRNING R K/ -TYPE_ET FOR X LOW -TYPE_ET FOR X,(X HIGH OR LOW) VS R K/ 0 N/S R00.K/ Q MMT/SOT FOR GP X -TYPE_ET -TX_PS_ON Q MMT/SOT -GEVSEL -GEVSEL -GPERR -GSERR -GE -GE G G G0 G ST0 ST0 G G G G MH_GPREF MH_GPREF 0 U//Y/0V V -GGNT ST0 ST ST EVSEL# TRY# VQ. STOP# PERR# PME# 0 SERR# PR 0 /E# VQ. VQ. 0 /E0# VQ. VQ. _ST0 _ST0 0 0 VQ. VQ. 0 VREF_G VREF_G GP SLOT/GIGYTE X/GREEN VQ RN.K/PR/X -GSERR R0.K/ R -GTRY -GSTOP 0//X GPR G G G G -GE0 -ST0 G G G G0 -GTRY -GSTOP -PIPME GPR -GE0 -ST0 R.K//X R -PIPME,0,,, GP_ 0/SHT/X R 0//X GP WRNING LE VUL R 0//X 0.U//Y/V/X X_ET LE/S/YELLOW/X VQ R0 WRNING.K/ -G_ET VS Q MMT/SOT/X R0.K//X VS FOR GP X R K//X -G_ET -G_ET FOR X,X HIGH -G_ET FOR X LOW VQ R V.K/ GETREF -GPERR R.K/ Q Q0 MMT/SOT N00/SOT R.K/ SOT G S Q MMT/SOT R SOT 0/ 0.U//Y/V 0.U//Y/V/X 0.U//Y/V VQ 0.U//Y/V/X (Place near GP slot) VQ R 0.// GSWING GSWING E 000U//.V/ t least mils GETREF R.// R.// 0 0.U//Y/V MH_GPREF MH_GPREF 0.U//Y/V 0.U//Y/V/X 0.U//Y/V/X 0.U//Y/V/X Place at each pair of.v pins 0.U//Y/V Place at each pair of VQ pins Place an additional for spread from - R0 00// 0 0.U//Y/V GIGYTE ORP. GP SLOT Size ocument Number Rev ustom G-IP.0 ate:,, 00 Sheet of

15 Follow Intel Layout Less than 00mils from IH New Value lose to IH G-IP.0 IH PI, US, HU, LN GIGYTE ORP. Size ocument Number Rev ate: Sheet of _SIN0 _SIN _SIN -PIRQH -USO USP USP -USP -USP0 -USP -USP USP -USP USP USP0 USP -USP -USP USP USP -USP USLK HL HL HL HL0 HL HL HL HL HL0 HL HL HL HLSTF HLSTS HLROMP_I IHV HL_VREF_IH _SIN0 _SOUT _SYN _[0..] HL[0..0] -GNT -TRY -PIPME -REQ -STOP -PERR 0 -PIRQ -PIRQH -REQ -_E0 -PIRQF -FRME -EVSEL _0 -_E -REQ0 -GNT -PIRQ -IRY _ -_E -PIRQ -PIRQG -SERR -REQ _0 _ -REQ PR IH -PIRQ _ -PIRQE -GNT0 -GNT -PLOK _0 -_E -_RST _ITLK _SIN _SIN HL_SWING_IH -PIRQE -PIRQ -PIRQ SERIRQ -KRST 0GTE -USO -GNT -REQ -GNT GPI0 GPO GPI0 GPO _[0..] 0,,, -_E 0,,, -_E 0,,, -_E 0,,, -_E0 0,,, -FRME 0,,, -IRY 0,,, -TRY 0,,, -EVSEL 0,,, -STOP 0,,, PR 0,,, -PERR 0,,, -PLOK 0,, -SERR 0,,, -PIPME,0,,, -PIRST,,,, IH -PIRQ,0,, -PIRQ -PIRQ 0,, -PIRQE -PIRQF 0,, -PIRQG 0,, -PIRQH -REQ0 0 -REQ 0 -REQ 0, -REQ 0, -REQ 0, -GNT 0, HL[0..0] HLSTF HLSTS HL_SWING_IH HL_VREF_IH IHV _SYN -_RST _SOUT _ITLK -USP -USO USLK USP -USP USP -USP0 USP0 -USP USP -USP USP -USP USP -USP USP -USP USP _SIN SERIRQ, -KRST, 0GTE, -USO -REQ 0, -GNT 0, -GNT0 0 -GNT 0, -GNT 0 GPI0 _SIN0 _SIN -GNT 0, HLROMP_I GPO VQ R / R / RN.K/PR U SPG IH " NO RI" E E E E M E L E F K L L V V N P F P F N P E N N H P L G G K G L H M F K J J H H K G J J M N J E PIRQ# PIRQ# PIRQ# PIRQ# PIRQE#/GPI PIRQF#/GPI PIRQG#/GPI PIRQH#/GPI REQ0# REQ# REQ# REQ# REQ#/GPI0 REQ#/GPI0 REQ#REQ#/GPI GNT0# GNT# GNT# GNT# GNT#/GPO GNT#/GPO GNT#/GNT#/GPO FRME# IRY# TRY# EVSEL# STOP# PR PERR# PLOK# SERR# PME# PIRST# PILK /E# /E# /E# /E0# R / U SPG IH H0 H J0 H M M N M0 L J K G K J N L0 L N 0 E 0 E0 0 E 0 0 F HI0 HI HI HI HI HI HI HI HI HI HI0 HI HI_STF HI_STS HIROMP HI_VSWING HIREF LK LN_RX0 LN_RX LN_RX LN_TX0 LN_TX LN_TX LN_RSTSYN LN_LK LN_RST# EE_IN EE_S EE_SHLK EE_OUT _SYN _RST# _SOUT _SIN0 _SIN _SIN _IT_LK USP0P USP0N USPP USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPN O0# O# O# O# O#/GPI O#/GPI0 O#/GPI O#/GPI USRIS USRIS# LK 00P//N/0V R.// RN0.K/PR R.K//X R.K//X R.K/ 0.0U//X/V R.K/ 0.0U//X/V R0.// R.// P//N/0V R.K/

16 Trace less than 00 mils PU Signal Term LR_MOS: LER MOS - - NORML M/ I GPI_ HIGH= LOW= GPI_ HIGH=IP REV.0 LOW=IP REV.0 -IHSYN S, HIGH.V G-IP.0 IH IE, GPIO, ST, TRL GIGYTE ORP. ustom Size ocument Number Rev ate: Sheet of PWROK -RSMRST PWROK -SUSTT SUSLK GPO GPO -SYS_RST VRMPWRG L L TP_IH_R L L0 SUSLK -SMI -KRST SERIRQ IRQ -LRQ0 -LFRME 0GTE -0M -PUSLP -FERR -STPLK -IGNNE -HINIT PUPWROK INTR NMI TP_IH_P0 ST0TXN ST0RXN ST0RXP STTXP STTXN STRXN STRXP GPI GPI GPI GPO0 GPO GPO GPO GPO GPO -RTRST -RSMRST SMLK SMT SMLINK SMLINK0 PWRTSW -RI -SLP_S -S_S -SYS_RST -TLOW -THRMO -SUSTT LINK_LT SRLK -SRLK GPI P[0..] P P P0 P P P P P P P0 P P P P P P P0 -PS -PS PREQ -PIOW -PK -PIOR PIORY S[0..] S[0..] S S S0 S S S S S0 S S S S S S S S S0 S S -SS -SS SREQ -SK -SIOR -SIOW SIORY IRQ ST0RXP ST0TXP ST0TXN ST0RXN STTXP STTXN STRXP STRXN SPKR -S_S -SLP_S INTVRMEN RTV INTRUER IHLK -FERR -THERM GPO -ST_LE RTV -RTRST -IHSYN PWROK -THRMO INTVRMEN SMLK SMLINK LINK_LT SMT SMLINK0 -TLOW -RI -SPME -THERM P P P[0..] GPO GPO -SMLRT GPO GPO GPO -SPME -SMLRT GPO GPO -LPPME GPO GPI GPI GPO0 GPO GPO GPO GPO -LPPME ST0TXP SMLINK0 SMLINK SMLK SMT PWOK GPO S[0..] P[0..] IRQ IRQ -PIOW -PK PREQ -PIOR PIORY -PS -PS -SIOW -SK SREQ -SIOR SIORY S[0..] -SS -SS GPI 0 GPI GPO0 GPO 0 GPO 0 SMLK,,, SMT,,, SMLINK0 0 SMLINK 0 SPKR 0 -RI 0 PWRTSW SUSLK -S_S 0, PUPWROK -RSMRST L0, L, L, L, -LFRME, -LRQ0 SRLK -SRLK 0GTE, -FERR -0M -PUSLP -IGNNE -HINIT, INTR NMI -KRST, SERIRQ, -SMI -STPLK -SYS_RST,0 IHLK -IHSYN PWROK,,0, GPO RTV, VT -THERM -THRMO -SLP_S,, -SUSTT P[0..] GPO GPO 0 -ST_LE 0 -SMLRT GPO GPO 0 -SPME -LPPME GPI GPO GPO GPO GPO ST0TXP ST0TXN ST0RXN ST0RXP STTXP STTXN STRXN STRXP PWOK,0,, VUL VORE VUL VUL VUL U//Y/0V/X R.K//X R.// U SPG IH T V P U R R U R P F V T P0 R 0 0 Y Y T R R U T U R R U Y W W U T0 U R U0 F W V W T G F V E Y Y W U U R0 P T T 0 F0 Y 0GTE 0M# PUSLP# FERR# IGNNE# INIT# INTR NMI RIN# SERIRQ SMI# STPLK# PRSLPVR PSLP# ST0TXP ST0TXN ST0RXN ST0RXP STTXP STTXN STRXN STRISP STRISN LK00P LK00N L0 L L L LFRME# LRQ0# LRQ#/GPI RTX RTX RTRST# RSMRST# PWROK GPUSY#/GPI GPI GPI SMLERT#/GPI GPI GPI STP_PI#/GPO SLP_S#/GPO STP_PU#/GPO0 _STT#/GPO PUPERF#/GPO SSMUXSEL/GPO LKRUN#/GPIO GPIO GPIO GPIO GPIO GPIO GPIO SMLK SMT SMLINK0 SMLINK LINKLERT# SPKR RI# PWRTN# SUSLK TLOW# SUS_STT# SLP_S# SLP_S# SLP_S# SYS_RESET# VGTE/VRMPWRG PUPWRG/GPO THRMTRIP# THRM# INTVRMEN LK INTRUER# N STRXP R.K//X R 00K/ R.K/ SOT Q MMT/SOT/X R K/ RN.K/PR R.K//X X.KHZ/XTL YL [KS] R 0/S/X R0 K/ R.K/ R0.K/ R 0//X ST0 ST/*/HOUSING/RE - - RN.K/PR R0.K/ R0 T R0 R00.K//X R / R.K//X U SPG IH Y Y Y Y Y Y 0 0 Y 0 Y W0 Y0 Y Y W W W V0 V Y P P P P P P0 P P P P P P P P P P0 PIOW# PK# PREQ PIOR# PIORY P P P0 PS# PS# IRQ S0 S S S S S S S S S S0 S S S S S SIOW# SK# SREQ SIOR# SIORY S S S0 SS# SS# IRQ U//Y/0V/X RN0.K/PR U//Y/0V/X SOT Q MMT/SOT/X R0.K/ R0 M/ R.K//X R0 0K/ R0.K//X RN.K/PR/X SOT Q MMT R.K//X R 0/ R K//X U//Y/0V R K/ R0 0//X R0 0//X P//N/0V R.K/ P//N/0V 0 0P//N/0V/X R0.K//X 0P//N/0V/X T TT SOKET(high) R.K/ U//Y/0V ST ST/*/HOUSING/RE P//X/0V T/SOT U//Y/0V/X R 0K/ U//Y/0V R K/ R.K/ R 0M/ R / R.K/ R.K/ LR_MOS HX(INSERT -) R.K/

17 lose to IH lose to IH lose to IH G-IP.0 IH, GIGYTE ORP. Size ocument Number Rev ate: Sheet of RTV RTV, VS VUL VQ VQ VQ VQ VQ VUL VUL VUL VUL VQ VORE VQ VQ VQ VORE 0.U//Y/V 0.U//Y/V 0.U//Y/V 0 0.0U//X/V/X U//Y/0V 0.U//Y/V 0.U//Y/V 0.U//Y/V 0 0.U//Y/V 0.0U//X/0V 0.U//Y/V 0.U//Y/V UF SPG IH E E E0 E E F F G0 G G H H H J J J K K K0 K K K L0 L L L L L L L M M M M M M M M N N N N N0 P P0 P P P P P P R R T T T U V V W W Y0 Y Y Y Y 0 0.0U//X/0V 0.U//Y/V 0.0U//X/V/X 0.U//Y/V/X 0.U//Y/V 0.U//Y/V/X 0.0U//X/V/X U//Y/0V/X 0.U//Y/V/X 0.U//Y/V UE SPG IH F G H K L M0 N0 P R V W W W 0 G G E E F0 F E E U V F F F K W E K0 K K L P R0 R H J K M N N E F F W R W W0 W W W W F Y F F E R R T _ SUS_ SUS_ SUS_ SUS_ SUS_ SUS_ SUS_ SUS_ SUS_ SUS_ SUS_ SUS_ SUS_ VREF VREF VREF_SUS RT STPLL STPLL USPLL SUS SUS SUS SUS SUS SUS V_PU_IO V_PU_IO V_PU_IO _ N/S E 00U//0V//X 0.0U//X/V/X 0.U//Y/V/X 0.U//Y/V/X U//Y/0V 0.0U//X/V/X 0.U//Y/V/X 0 0.U//Y/V 0.0U//X/V/X 0.U//Y/V/X U//Y/0V 0.U//Y/V/X 0.U//Y/V 0 0.U//Y/V 0.U//Y/V 0.U//Y/V 0.U//Y/V/X R0 K/ 0.U//Y/V 0.U//Y/V/X 0 0.U//Y/V

18 GPO GPO R.K/ FWP- R.K/ IOS_WP HX/X VORE R.K/ Q MMT SOT HINIT- IOS_WP:, -HINIT -HINIT - - WRITE PROTET ISLE U0 IOS PLP/SOKET/SM/X -PIRST 00P//N/0V 0.U//Y/V 0.U//Y/V 0 0P//N/0V/X RN.K/PR FGPI FGPI0 SET PET R R U0 -PIRST VPP FWH,,,, -PIRST FGPI RST# LK FWH FGPI R.K/ FGPI FGPI FGPI 0 I R.K/ FGPI I(VIL) FGPI.K//X FWP- FPGI0 TLLOK WP#.K/ TL# HINIT- I INIT# 0 -LFRME I FWH -LFRME, I RFU L0 I0 RFU, L0 0 L FWH0 RFU, L L FWH RFU, L FWH RFU L FWH L, SSTLF00_M MIN IOS PL GIGYTE ORP. WINOU FWH SE. SOURE FWH Size ocument Number Rev G-IP.0 ate:,, 00 Sheet of

19 PLK0 PLK PLK PLK PLK 0P//N/0V/X 0P//N/0V/X 0P//N/0V/X 0P//N/0V/X 0P//N/0V/X KV F 0/ PULK 0P//N/0V/X -PULK 0P//N/0V/X 0.U//Y/V/X 0.U//Y/V 0.U//Y/V MHLK -MHLK SRLK 0 0P//N/0V/X 0P//N/0V/X 0P//N/0V/X -SRLK 0P//N/0V/X 0.U//Y/V 0.U//Y/V 0.U//Y/V 0.U//Y/V 0 0.U//Y/V 0.U//Y/V GMHV 0P//N/0V/X IHV 0P//N/0V/X Q MMT/SOT R 0/ VORE R K/ SOT,0 -SYS_RST,, -SLP_S,,, SMT,,, SMLK KV 0 00P//N/0V/X 0 00P//N/0V/X F 0/ 0.U//Y/V R00 0//X R0.K/ N/S SMT SMLK 0P//N/0V 0U//Y/0V/X 0.U//Y/V R 0//X X.MHz/p/0ppm/H/ 0P//N/0V U VREF 0 VPI VPI 0 0 V VV V_SR VPU VPU RST#/P# ST SLK X X R // I REF VTT_PWRG# IS0 F FS_/REF FS_/REF0 MHz_OT MHz_US V_0 V_ V_/MOE V_/VH FS_/PILK_F0 FS_/PILK_F FS_E/PILK_F PILK0 PILK PILK PILK PILK PILK PULK0 PULK0# PULK PULK# PULK PULK# 0 SRLK SRLK# FS FS MOE R 0//X FS R / R 0/ R_GMHV RN0 /PR R_GPLK MOE FSF FS RN0 /PR FS FSE MOE R_PLK0 RN /PR R_PLK R_PLK PLK_ P-HOT R0 0//X RN R_PULK -R_PULK R_MHLK -R_MHLK R_SRLK -R_SRLK R / R / /PR R / R / IHLK LK OTLK USLK LP GMHV GPLK IHV LP IH FWH LNLK PLK0 PLK PLK SRLK -SRLK -PULK PULK -MHLK MHLK IHLK LK OTLK USLK LP GMHV GPLK IHV LP IH FWH LNLK PLK0 0 PLK 0 PLK -PPROHOT SRLK -SRLK -PULK PULK -MHLK MHLK GPLK LNLK IH FWH LP USLK OTLK PULK -PULK MHLK -MHLK SRLK -SRLK 0P//N/0V 0P//N/0V/X 0P//N/0V 0P//N/0V/X 0 0P//N/0V 0P//N/0V/X 0P//N/0V/X R.// R.// R.// R0.// R.// R.// YPRESS Y0 FS_E FS_ FS_ FS_ FS_ lock MHz 0 0 MHz 0 MHz MHz IS0 FS_ FS_ FS_ FS_ FS_ lock MHz MHz MHz MHz PLK_ R / R /, FS_, FS_ PLK PLK R K/ R K/ R K/ R0 K/ KV FS FS PLK PLK FS FS KV KV R0 R0 R R0 R00 R0 R0 R.K//X FS.K//X FS.K/ MOE.K//X MOE MOE.K//X FS FS FOR IS.K//X FSE.K//X FSF.K//X MOE FS FS FSE FSF MOE Y0 R0,R0,R R00,R0 IS R00,R0 R0,R0,R FOR YPRESS GIGYTE ORP. LOK GENERTOR Size ocument Number Rev ustom G-IP.0 ate: Sheet of

20 G-IP.0 PI SLOT / GIGYTE ORP. 0,, 00 Size ocument Number Rev ate: Sheet of _[0..] -FRME -IRY -TRY -EVSEL -PERR -SERR -GNT -PIRQG -PIRQ -REQ -REQ0 -STOP -PLOK -GNT -GNT0 -PIRQF -PIRQ -GNT -GNT -GNT -PIRST -REQ0 _0 -_E _0 -_E -FRME -IRY -TRY -EVSEL -STOP -PLOK -PERR PI_0 PI_ -SERR PR -_E 0 -_E0 0 PLK0 -GNT0 _ K -PIRQ -PIRQG _ -REQ PI_0 _ -FRME 0 PLK _ -PERR _ -_E 0 _ -_E PI_ K PR -TRY -GNT _0 _ -STOP 0 _ -PIRST -SERR -IRY -PI_REQ _ -PLOK -EVSEL -_E _ -_E0 _ -PIRQF -PIRQ -PIRQG -PIRQ -PI_REQ -PI_REQ -REQ -REQ -REQ -REQ PR PI_ PI_0 -PI_REQ -PI_REQ -PI_REQ -PI_REQ -PIRQF -PIRQ K -PI_REQ -PIRST _[0..],,, -PIRST, -GNT, -REQ -GNT -GNT0 -REQ0 -GNT, -GNT, -GNT, PLK0 -REQ0 -_E,,, -_E,,, -IRY,,, -EVSEL,,, -PLOK,, -PERR,,, -SERR,,, -_E,,, K, -FRME,,, -TRY,,, -STOP,,, PI_0, PI_, PR,,, -_E0,,, -GNT0 -PIRQG,, -PIRQ,, -REQ PI_, PI_0, PLK -GNT -TRY,,, -STOP,,, -_E,,, -_E,,, PR,,, -EVSEL,,, -IRY,,, -_E0,,, -PLOK,, -SERR,,, -PERR,,, -FRME,,, K, -_E,,, SMLINK SMLINK0 -PIPME,,,, -PIPME,,,, -PIRQF,, -PIRQ,,, -PI_REQ -PI_REQ -PI_REQ -PI_REQ -REQ, -REQ, -REQ, -REQ, -V V -V V VUL -V VUL V R 00/SHT/X 0.U//Y/V/X PI PI/O/GF TRST V TMS TI V INT INT V RESERVE V RESERVE.V_UX RST V GNT PME 0.V ISEL.V 0.V FRME TRY STOP.V SONE SO PR.V /E0.V 0 V REQ V V -V TK TO V V INT INT PRSNT RESERVE PRSNT RESERVE LK REQ V.V /E.V /E IRY.V EVSEL LOK PERR.V SERR.V /E 0.V V K V V 0.U//Y/V/X 0.U//Y/V/X RN.K/PR 0 0.U//Y/V/X RN.K/PR 0.0U//X/V/X R 0//X 0 0.U//Y/V/X R 0//X E 000U//.V/E/X RN.K/PR RN.K/PR R.K//X R.K/ R.K/ E0 000U//.V/ E 000U//.V/E/X R.K//X RN0.K/PR RN.K/PR RN.K/PR/X 0 0.U//Y/V/X 0.U//Y/V/X 0 0.U//Y/V/X R 00/SHT/X U//X/V/X PI PI/O/GF TRST V TMS TI V INT INT V RESERVE V RESERVE.V_UX RST V GNT PME 0.V ISEL.V 0.V FRME TRY STOP.V SONE SO PR.V /E0.V 0 V REQ V V -V TK TO V V INT INT PRSNT RESERVE PRSNT RESERVE LK REQ V.V /E.V /E IRY.V EVSEL LOK PERR.V SERR.V /E 0.V V K V V

21 G-IP.0 PI SLOT / GIGYTE ORP.,, 00 Size ocument Number Rev ate: Sheet of _[0..] -PIRST _ -REQ PI_0 _ -FRME 0 PLK _ -PERR _ -_E 0 _ -_E PI_ K PR -TRY -GNT _0 _ -STOP 0 _ -PIRST -SERR -IRY _ -PLOK -EVSEL -_E _ -_E0 -REQ PI_0 _ -FRME 0 PLK _ -PERR _ -_E 0 _ -_E PI_ K PR -TRY -GNT _0 _ -STOP 0 _ -PIRST -SERR -IRY _ -PLOK -EVSEL -_E _ -_E0 _ -PIRQ -PIRQF -PIRQ -PIRQG -PIRQG -PIRQ -PIRQ -PIRQF -PIRST _[0..],0,, -PIRST 0, IERST -GPRST PWOK,0,, PWROK,,0, -REQ,0 PI_ 0, PI_0 0, PLK -GNT,0 -TRY,0,, -STOP,0,, -_E,0,, -_E,0,, PR,0,, -EVSEL,0,, -IRY,0,, -PI_REQ 0 -_E0,0,, -PLOK,0, -SERR,0,, -PERR,0,, -FRME,0,, K 0, -_E,0,, -REQ,0 PI_ 0, PI_0 0, PLK -GNT,0 -TRY,0,, -STOP,0,, -_E,0,, -_E,0,, PR,0,, -EVSEL,0,, -IRY,0,, -PI_REQ 0 -_E0,0,, -PLOK,0, -SERR,0,, -PERR,0,, -FRME,0,, K 0, -_E,0,, -PIRQG,0, -PIRQ,0, -PIRQ,,0, -PIRQF,0, -PIPME,,0,, -PIPME,,0,, -PIRST,,,, -V VUL V -V VUL V U H/S 0 I0 O0 I O I O I O I O I O PI PI/O/GF TRST V TMS TI V INT INT V RESERVE V RESERVE.V_UX RST V GNT PME 0.V ISEL.V 0.V FRME TRY STOP.V SONE SO PR.V /E0.V 0 V REQ V V -V TK TO V V INT INT PRSNT RESERVE PRSNT RESERVE LK REQ V.V /E.V /E IRY.V EVSEL LOK PERR.V SERR.V /E 0.V V K V V R 00/SHT/X 0 0.U//Y/V PI PI/O/GF TRST V TMS TI V INT INT V RESERVE V RESERVE.V_UX RST V GNT PME 0.V ISEL.V 0.V FRME TRY STOP.V SONE SO PR.V /E0.V 0 V REQ V V -V TK TO V V INT INT PRSNT RESERVE PRSNT RESERVE LK REQ V.V /E.V /E IRY.V EVSEL LOK PERR.V SERR.V /E 0.V V K V V 000P//X/0V/X R 00/SHT/X

22 G-IP.0 PI SLOT / GIGYTE ORP. ustom,, 00 Size ocument Number Rev ate: Sheet of _ -REQ PI_0 _ -FRME 0 PLK _ -PERR _ -_E 0 _ -_E PI_ K PR -TRY _0 _ -GNT _0 _ -STOP 0 _ -PIRST -SERR -IRY -PI_REQ _ -PLOK -EVSEL -_E _ -_E0 _ -PIRQ -PIRQG -PIRQF -PIRQ _[0..] _[0..],0,, PI_ 0, PI_0 0, PLK -TRY,0,, -STOP,0,, -_E,0,, -_E,0,, PR,0,, -EVSEL,0,, -IRY,0,, -_E0,0,, -PLOK,0, -SERR,0,, -PERR,0,, -FRME,0,, K 0, -_E,0,, -PIRQ,0, -PIRQG,0, -PIRQF,0, -PIRQ,,0, -PIPME,,0,, -REQ,0 -GNT,0 -PIRST 0, -PI_REQ 0 -V VUL V PI PI/O/GF TRST V TMS TI V INT INT V RESERVE V RESERVE.V_UX RST V GNT PME 0.V ISEL.V 0.V FRME TRY STOP.V SONE SO PR.V /E0.V 0 V REQ V V -V TK TO V V INT INT PRSNT RESERVE PRSNT RESERVE LK REQ V.V /E.V /E IRY.V EVSEL LOK PERR.V SERR.V /E 0.V V K V V R 00/SHT/X 00P//N/0V/X

23 Filter ap design: Pin- Pin-0 Pin- Pin- L Rev 000pf 000pf uf Front-MI L Rev 000pf 000pf uf X L X X J X L0 000pf 000pf uf uf L0 000pf 000pf J Front-MI SPIF Support L0 If.MHZ SPIFI V R.K//X J0 LFE_OUT ENTER_OUT external LK is used R 0/ R K//X FOR 0 ESIGN EFULT LOK GEN FOR 0 ESIGN EFULT YSTL _ITLK _ITLK 0P//N/0V/X R /.MHZ from clock gen. LK for 0 R 0/ LK P//N/0V/X _SOUT _SIN _SYN -_RST P//N/0V/X R M//X X.MHz/X _SOUT _SIN _SYN -_RST Remove for 0 UJ_L 0.U//Y/V 0.U//Y/V Z0 F./ J 0.0U//X/0V 0.0U//X/V/X 0 0.U//Y/V.U//Y/0V 0.U//Y/V/X FOR 0 V XTL_IN XTL_OUT ST_OUT IT_LK ST_IN V SYN RESET# P_EEP N N TEST TEST TEST TEST TEST TEST N V MONO_OUT PHONE UX_L UX_R VIEO_L VIEO_R _L N _R MI MI LINE_IN_L LINE_IN_R 0 L0 U LINE_OUT_R LINE_OUT_L N N VR VR FILT FILT N VREF V J QU_OUT_R QU_OUT_L 0 0.U//Y/V 0.U//Y/V/X VREFOUT 0.0U//Y/0V/X LINE_OUTR LINE_OUTL.U//Y/V U//Y/0V U//Y/0V 0 000P//X/0V K//X 000P//X/0V L0 0, LINE_OUTR LINE_OUTL U//Y/0V/X VREFOUT FRONT_MI FRONT_MI U//Y/0V J U_REF UX_L UX_R Remove for 0 UJ_R J J 0.U//Y/V 0.U//Y/V.U//Y/V/X FOR 0.U//Y/V.U//Y/V U//Y/0V 0.U//Y/V 0.U//Y/V 0.U//Y/V LINE_IN_R LINE_IN_L MI _R _L E 00U//0V//X V Q V.U//Y/0V L0/ TOP OUT IN 0.0U//X/V rrangement of Jack detection Pin: O-LY L Pin-(J0) Pin-(J) Pin-(J) Pin-0(J) Pin-(J) for MI-IN for FRONT-OUT for LINE-IN Pin-(J) U//Y/0V MI FOR L0, L for MI-IN for UJ for UJ for FRONT-OUT for LINE-IN Exernal pull high is needed Exernal pull high is needed L0 for MI-IN for Front for Front for FRONT-OUT for LINE-IN Pannel Pannel IN OUT for Surrack Out GIGYTE ORP. L0 Size ocument Number Rev ustom G-IP.0,, 00 ate: Sheet of

24 LINE OUT QU_OUT_R MI LINE_OUTR LINE_OUTL QU_OUT_L O-LYOUT O-LYOUT O-LY R 0//X R.K/ 0 0 JO,J,GPIO0 EVIE INPUT LOW TO HIGH Edge trigger(pop manual) O-LY.U//Y/V 0U//Y/0V 00U//0V//X 00U//0V//X 0U//Y/0V T/SOT SOT R.K/.U//Y/V U_REF SUR_OUTR SUR_OUTL R / R / FRONT_R FRONT_L J0 R 0//X R.K/ R 0.U//Y/0V /(.)R=/(.).K*.U=.HZ TO 0V JO ( device play wav ) VREFOUT T/SOT SOT R.K/.K/ R0 R R0 K/ J J R K/ K_R K_L LINE OUT SENSING R>K OHM=>POWER SPEKER K OHM>R>00 OHM=>MIROPHONE R<00 OHM=>HEPHONE For 0 UX-In is shared to Surr-ack out LINE IN SENSING( OUTPUT) R>K OHM=>POWER SPEKER K OHM>R>00 OHM=>MIROPHONE R<00 OHM=>HEPHONE LINE-IN 0.U//Y/V/X R 0//X UJ_L UIO 0//X 0//X UX IN O-LY EFULT NO POP x header for 0 MH UX_IN MI _L UX_L MI _R UX_R R R 0 RJF/[NR-000-] K/ K/ 0P//N/0V 0P//N/0V WFx/W/X 000P//X/0V/X 000P//X/0V/X R 0/ R 0//X 0P//N/0V R.K/.U//Y/0V 0P//N/0V UIO RJF/[NR-000-] UJ_R LINE_IN_R LINE_IN_L ENTER_OUT UX_L J R For 0 if J = low UX-In is configued as input For 0 if J = high UX-In is configued as output, Surr-ack out R 0//X 0//X R0.K/ SUR_EN SUR_OUTL SUR_OUTR U//Y/0V U//Y/0V LFE_OUT UX_R 0 V FOR 0 R HX/- K//X FOR 0 LINE IN SENSING( INPUT) swing of input signal>-0dbv(0mv)===>line in device active swing of input signal<-0dbv(0mv)===>unknown line in device T/SOT R.K/ R K/ SOT VREFOUT J J R R K/ 0P//N/0V R 0/ IN 0//X 0P//N/0V R.K/.U//Y/0V UIO RJF/[NR-000-] _IN WFx/ MIROPHONE IN SENSING( INPUT)( vref R,R ).k ohm>r>.k ohm===>microphone in R<.k ohm or R>.k ohm===>unknown device MIROPHONE IN SENSING( OUTPUT) R>K OHM=>POWER SPEKER K OHM>R>00 OHM=>MIROPHONE R<00 OHM=>HEPHONE INTEL FRONT UIO FRONT_MI 000P//X/0V/X 000P//X/0V/X 000P//X/0V V 000P//X/0V/X For EMI FRONT_R 0P//X/0V/X F_UIO FRONT_L 0P//X/0V/X F_UIO JUX/LUE/[-]LOSE JUX/LUE/[-0]LOSE V J J R0 R K/ 0 0.U//Y/V/X.K/ R0 K/ R 0//SHT/X FRONT_R FRONT_L F_UIO 0 HX/-/-[L]-0[L] 0 use Pin(J) for front pannel out K_R K_L K/ FRONT_MI 0 use Pin(J) for front pannel in SURR OUT LINE IN() SPIF_IO EN/LFE OUT LINE OUT() SPIF_IO SURR-K OUT SURR KIT for 0 UIO PNEL MI IN() KEY SPIF S_OUT S_IN SPIFI HX/-/RE GIGYTE ORP. UIO OUTPUT,GME PORT Size ocument Number Rev ustom G-IP.0 ate:,, 00 Sheet of

25 - RI- TS- TR- RTS- SR- TX RX - RI- TS- P0 P P P P P P P P[0..] ST- F- ERR- INIT- SLIN- K- P[0..] ST- F- ERR- INIT- SLIN- K U TR- RTS- SR- TX R.K/ RX FNIO FNIO FNIO -THRMO 0 EEP-, VI, VI, VI, VI, VI0 GPS GPS GPY GPX GPS GPS GPY GPX MSO MSI R.K/ R 0//X -SUSTT -LRQ0 R S_IRQ IRTX LPP- -PIRST.K/ TR# RTS# SR# SOUT SIN FN_T FN_TL FN_T/GP FN_TL/GP FN_T/GP FN_TL/GP WTI#/GP VI/GP VI/GP VI/GP VI/GP VI0/GP0 JS/GP JS/GP JSY/GP JSX/GP JS/GP JS/GP JSY/GP JSX/GP0 MII_OUT/GP MII_IN/GP IRTX/GP SRRST/GP SRFET#/GP SRIO/GP SRLK/GP LPP# LRESET# LRQ# TS# RI# # SIN SOUT SR# RTS# TR# TS# RI# # P P P P P P P P0 ST# F# ERR# INIT# SLIN# K# SERIRQ LFRME L0 L L L KRST# G0 PILK LKRUN#/GP0 LKIN ENSEL# MTR# MTR# RV# RV# WT# IR# STEP# HSEL# WGTE# RT# TRK0# INEX# WPT# USY PE SLT VIN0 VIN VIN VIN VIN VIN VIN VIN VREF TMPIN TMPIN TMPIN IRRX/GP SRPRES#/GP0 MLK MT KLK KT SLK/GP0 ST/GP RING#/GP PSON#/GP PNSWH#/GP PME#/GP PWRON#GP PSIN/GP IRRX/GP VT OPEN# H IRTX/GP SKHG# U//Y/V ROVP ROVP ROVP IRRX VS IRTX USY PE SLT VIN0 VIN VIN VIN VIN VIN VIN VIN VREF TMPIN TMPIN MLK MT KLK KT GP0 VI, VT OPEN- SKHG- 0.0U//X/0V 0 0.0U//X/0V/X VS R0.K//X U//Y/0V R 0.0U//X/0V/X -IO_PSON, -PWRTSW 0 -LPPME PWRTSW -SLP_S,, R.K/ 0/S/X TMPIN, THERMN ITG/REV"GX" VUL R K//X SIRQx/O/X, SERIRQ, -LFRME, L[0..], -KRST, 0GTE LP LP L[0..] 0P//N/0V L L L L0 0P//N/0V WPT- INEX- TK00- RT- WGTE- SIE- STEP- IR- WT- RV- RV- MOTE- MOTE- ENSEL- VS R.K/ R000.K//X -PPROHOT ROVP ROVP ROVP 0.U//Y/V/X ROVP ROVP ROVP IR R R R.K/.K/.K/ IRRX IRTX -PIRST P//N/0V -PIRST,,,, JPx//H Size ocument Number Rev 0xE : SYSOP Pull high G-IP.0 0.U//Y/V/X 0.U//Y/V/X GIGYTE ORP. ITE LP IO ate:,, 00 Sheet of

26 PLE NER VG_OM ONNETOR G-IP.0 OM & IR & LPT PORT &FLOOPY GIGYTE ORP.,, 00 Size ocument Number Rev ate: Sheet of P[0..] NRI- NTS- NSR- NRTS- NTR- NSIN NSOUT N- LPT LPT LPT ERR- LPT LPT LPT LPT LPT LPT LPT LPT K- USY PE SLT N- NSOUT NRTS- NRI- NSIN NTR- NTS- NSR- ERR- K- USY PE SLT SLT LPT LPT LPT P P LPT LPT LPT LPT LPT NRI- NTS- NSR- NRTS- NTR- NSIN NSOUT N- LPT LPT LPT ERR- LPT LPT LPT LPT NTR- NSOUT NSIN N- NRI- NSR- NTS- NRTS- LPT LPT ERR- LPT INIT- LPT P P SLIN- LPT LPT K- LPT LPT LPT LPT LPT PE LPT USY P0 LPT LPT F- ST- LPT LPT P LPT P P LPT LPT K- LPT NTS- NTS- NRI- NRTS- NSIN NTR- N- NSOUT NSR- N- NSR- NTR- NRI- NSIN NSOUT NRTS- TS- SR- - TR- RTS- RI- RX TX - RTS- SR- RI- TS- TR- TX RX SLT PE USY K- P[0..] ERR- NRI- 0 INIT- SLIN- F- ST- NRI- 0 -V V -V V P N/S PN 0P/P PN 0P/P OM OM/P 0 0.U//Y/V 0.U//Y/V N 0P/P PRN /PR 0.U//Y/V PN 0P/P PN 0P/P 0.U//Y/V 0.U//Y/V P 0.U//Y/V/X PRN K/PR N 0P/P N 0P/P N 0P/P 0.U//Y/V PRN K/PR U G/TSSOP 0 0 R R R Y Y R Y V RY RY RY RY R -V RY V PRN K/PR U G/TSSOP 0 0 R R R Y Y R Y V RY RY RY RY R -V RY V PRN K/PR P 0P//N/0V LPT LPT/P 0 0 PR K/ OM OM/P 0 PRN /PR P 0.U//Y/V/X PRN /PR

27 IERST R0.K/ Q MMT/SOT R0 K/ IERST- 000P//N/0V/X RN 0/PR F R0 0/ ENSEL- INEX- MOTE- RV- RV- MOTE- IR- STEP- WT- WGTE- TK00- WPT- RT- SIE- SKHG- FLOPPY/-pin R / -RST -RST IERST- IERST- R / -RST -RST R K/ R.K/ PIORY IRQ R K/ R.K/ SIORY IRQ R0.K//X R.K//X R 0/ S SREQ IEPU R 0/ IEPU0 R K//X SET R K//X PET PRIMRY IE ONNETOR SEONRY IE ONNETOR P[0..] -IETS -IETP P[0..] PREQ -PIOW -PIOR PIORY -PK IRQ P P0 -PS -RST P P P P P P P P0 PREQ -PIOW -PIOR PIORY -PK IRQ P P0 -PS -IETP -HLE IE IE/RE IE -HLE 0 P P P0 P P P P P IEPU0 P -PS P -PS lose to connector To IH GPI0 PET 0.0U//X/0V PET S[0..] S[0..] SREQ -SIOW -SIOR SIORY -SK IRQ S S0 -SS -RST S S S S S S S S0 SREQ -SIOW -SIOR SIORY -SK IRQ S S0 -SS -IETS IE IE/WHITE IE S S S0 S S S S S IEPU S -SS GIGYTE ORP. S -SS SET lose to connector To IH GPI 0.0U//X/0V SET SOT W/SOT 0P//N/0V/X IE ONNETOR Size ocument Number Rev G-IP.0 ate: Sheet of

28 V S V S V S Hardware Monitor circuits VORE RV V VS VQ RVTT R.K/ R0.K/ R.K/ R.K/ R.K/ R.K//X R.K/ R0.K/ VREF TMPIN TMPIN R.K/ R 0K// R.K/ VIN0 VIN VIN VIN VIN VIN VIN VIN, TMPIN R.K/ U//Y/0V U//Y/0V/X R.K/ SYSTEM RS K//X U//Y/0V R.K/ R0.K/ R 0K//X 0.U//Y/V/X 0.U//Y/V/X 0 0.U//Y/V/X 0.U//Y/V/X 0.U//Y/V/X 0.U//Y/V/X 0.U//Y/V/X 0.U//Y/V/X V V V 0.U//Y/V/X R.K//X R 00P//X/0V/X //XFNIO FNIO 0.U//Y/V R.K/ R / 00P//X/0V/X FNIO FNIO 0.U//Y/V R.K/ R / 0 00P//X/0V/X FNIO FNIO PWR_FN FNx/W/PROTET/X SYS_FN FNx/W/PROTET PU_FN FNx/W/PROTET OPEN- R M/ RTV, I HX 0.0U//X/V/X GIGYTE ORP. FN/HWMO Size ocument Number Rev G-IP.0 ate:,, 00 Sheet of

29 TX 0MILS 0MILS F POLY SW PSR RY/IP 0MILS FUSE 0.U//Y/V Q G S SOT N00/SOT GME V R0 K/ MH MH HOLE_ MH HOLE_ MH MH HOLE_ MH HOLE_ I MMH/X I MMH/X I I MMH/X I MMH/X VUL F WIRE/NH-00-00/0 0MILS F POLY SW PSR RY/IP 0MILS FUSE HOLE_ HOLE_ MMH/X KT KLK MT MLK FUSE KT KLK MT MLK RN.K/PR RN /PR MLK MT KLK KT KT KLK MST MSLK N 0P/P MST MSLK KT KLK K_MS MS K PS/P//WO_SHIEL 0 FUSE FUSE 0 0.U//Y/V 0.U//Y/V GME_PORT GME GME GME GPS GPS GPX GPY MSO GPY GPX GPS GPS MSI GPS GPS GPX GPY MSO GPY GPX GPS GPS MSI GRN.K/PR GR 0/ GR 0/ GR.K/ GRN.K/PR G 0.U//Y/V/X GPX_R GPY_R MSO_R GPY_R GPX_R MSI_R GPY_R GPS GPY_R GPS GPS G 0.U//Y/V G 0.U//Y/V/X GPY GPS PINX-UT 0 GPY GPS GPS GPX GPS GPX MSI MSO KEY GPX_R GPS GPX_R MSI_R GME MSO_R G 0.U//Y/V G G G G G G0 G G G 000P//X/0V 0.0U//X/V 0.0U//X/V 000P//X/0V 000P//X/0V 0.0U//X/V 00P//N/0V/X 0.0U//X/V 000P//X/0V G 00P//N/0V/X G 000P//X/0V G 00P//N/0V GP 00P/P GIGYTE ORP. K & PS MOUSE & IR Size ocument Number Rev G-IP.0 ate: Sheet of

30 P_VS R0 0/ -HLE R 0.0U//X/V GPI H 0//X -HLE RESET 0P//N/0V/X INTEL FRONT PNEL G F_PNEL H MSG/P RESET RSV G GN PW SP N N H- G- GN- MSG/P- PW- SP- 0 MP -MP -SP VS R.K/ -PWRTSW 0.0U//X/V -PWRTSW Q V/S VS, -SYS_RST Q0 MMT/SOT/X R.K//X R / PIN POWER LE SOT R K//X RESET N//X/0V R SOT RESET.K//X Q00 MMT/SOT/X 0.0U//X/V/X R PWROK R.K//X K//X PWROK,,, Q0 MMT/SOT/X SOT PWOK PWOK,,, Z UZZER/X Z N/S JPX0/-0,-,-,-,-,-,-/OLOR SOT PWR_LE MP MP- MP- P_LE_X MP -MP -MP VS P_VS RV -SP R K/ SPKR, -S_S R K//X Q0 N0/SOT/X VS RM_LE LE/Y/S/X 0.U//Y/V/X R RM LE P_VS P_VS GPO EEP- R.K//X MP_ISLE -MP_ISLE MP MP_ISLE GPO -MP -MP_ISLE GPO -RI R0 / R / Q0 MMT/SOT R K/ Q0 MMT/SOT Q0 MMT/SOT R.K//X R K//X SOT Q0 MMT/SOT/X R 0//X R.K/ SOT SOT R K//X Q0 MMT/SOT/X SOT Q0 MMT/SOT/X SOT R0 0/ R 0//X R Q MMT/SOT/X SOT K//X R 0//X Q MMT/SOT SOT R K/ G NRI- NRI- WOL WOLx/X VS V0/SOT R K/ R.K//X R.K/ R.K//X E U//V/ Q -RI MMT/SOT/X Q MMT/SOT -RI -ST_LE R K/ R K/ SOT Q MMT/SOT -HLE R0 GPO GIGYTE ORP..K//X Q0 MMT/SOT/X SOT PNEL & STR LE & RI Size ocument Number Rev G-IP.0 ate: Sheet 0 of

31 RER US USP -USP USP -USP U P P- FUSE US FUSE FUSE USP -USP USP -USP O0T/S/X RN P P- P- P- P P 0 E 000U//.V/E/X 0.U//Y/V 0/PR/X US_OULE FRONT SIE US FUSE -USP USP -USP0 USP0 -USP USP -USP0 USP0 UL O0T/S/X URN U 0.U//Y/V P- P P0- P0 P0- P0 F_US 0 HX/-/YELLOW P- P UR 0K/ UE 000U//.V/ UR 0//X -USO UR 0K/ -USO -USO P0 P0- P P- P P- P P- P P- P P- P0 P0- P P- P P- P P- P P- P P- 0/PR/X FRONT SIE US FUSE U 0.U//Y/V -USP USP -USP USP -USP USP -USP USP UL O0T/S/X P- P P- P F_US P- P- P P 0 HX/-/YELLOW URN 0/PR/X GIGYTE ORP. IH US PORT Size ocument Number Rev G-IP.0 ate: Sheet of

32 R RV FOR R IMM & N VS VQ FOR GP X/X _LEVEL R0 0/ E0 00U//0V/ R0 // R0 K// V 0.U//Y/V - U R0 TSM0/ 00/ U//Y/0V Q00 STNF0L-T/PM0-TR/HUF0ST/TO 0 Q STNF0L-T/PM0-TR/HUF0ST/TO R.K/ RS HR0K/ R0 K/ TSM_ TSM_ R K/ RS LOSE PU VR MOSFET R K/ - 0.U//Y/V U TSM_ TSM0/ R 0//X G S R 0/ -PROHOT Q0 N00/SOT PRESOTT -PROHOT, asserted at 0 degree (R, ) deasserted at degree (R, ).V/ R0 K/ UE TSM0/ T/SOT SOT R0.K// 0.0U//X/0V 0.0U//X/0V/X VQ R0 K/ E0 U//Y/0V 000U//.V/ R 0/ PWM_EN, VI VS R0 K//X VTT_PWROK Plase at PH copper ROVP 0 ROVP.V.V 0.V 0 0.V GPO0 GPO R0.K// R0 K// Z - 0.0U//X/0V R0.K/ U TSM0/ 0.U//Y/V R00.K/ Q MMT/SOT/X SOT _LEVEL R0 // R0 K// - R 00/ 0 U TSM0/ 0.0U//X/0V/X G Q N00/SOT S VI R0 00//X E 00U//0V//X.U//Y/0V/X ISL Springdale power ckt Size ocument Number Rev G-IP.0,, 00 ate: Sheet of

33 NER Q ifferential Pair 0 mil TO PU VORE SENSE PIN Near PWM Near PWM GPO GPO VORE normal(0mv) %.% 0% R F R low side rds_on (temp 0), R0, OFS spec=0.*r0/r0=?v OVP SPE=VI00mV VORE*[R0/(R0R0)] OVP 0% PU Voltage I output G-IP.0 Vcore PWM HIP0 & RIVER HIP0 GIGYTE ORP. ustom Size ocument Number Rev ate: Sheet of UG UG UG LG PH V_R _R UG PH LG UG UG PWM_EN VI OMP VI PWM VI ISEN VI VI0 OFS PWM ISEN VI PWM PWROK ISEN PH PH F OFS PWM_EN VI VI VI VI0 VI VI VI VI F OVP WI_PU WI_PU OVP PH PH LG PH PH _SENSE VI, PWROK,,,0 VI, VI, VI, VI0, VI, GPO GPO PWM_EN, VTT_PWROK -OOTSEL OOTSEL VORE VIN VIN V V V VIN VORE V V VS VS RN K/PR 000P//Y/V/X R0 K/ R K//X R./ U//Y/0V R0.K/ R./ Q PHNQ0LT&ST0NH0L&F0L/TO R0 //X R K/ 0 0.0U//Y/0V R 0K//X G S Q N00/SOT R0 / E0 00U//.V/P Q0 PHNQ0LT&ST0NH0L&F0L/TO Q PHNQ0LT&ST00NH0L&F0L/TO R0 00/ 0.U//Y/V R K/ 0.0U//X/V E 00U//.V/P R K//X R 0K/ R.K/ 0 U//Y/V L.UH/0//V/0/P G S Q N00/SOT/X R K//X R0.K/ E 00U//.V/P 0 000P//Y/V/X R.K//X SOT T/SOT 0.U//Y/V R.K/ Q PHNQ0LT&ST00NH0L&F0L/TO SOT Q MMT/SOT/X R / Q PHNQ0LT&ST00NH0L&F0L/TO R./ V0/SOT R0.K//X E 00U//V/K 0.0U//Y/0V R 0K/ U//Y/V/X E 00U//V/K 0.U//Y/V.N//X/V R.//X U//Y/V SOT Q MMT/SOT R K/ E 00U//V/K R //X 0P//X/0V/X L.uH//0/P R0.K//X U//Y/V/X R0 K//X L.UH/0//V/0/P U HIP0/SO 0 OOT P PWM UGTE PHSE LGTE P UGTE PHSE LGTE OOT PWM R./ E 00U//.V/P R./ R K/ G S Q N00/SOT/X R./ U0 HIP0 OOT P PWM UGTE PHSE LGTE R.K/ R0.K/ R0./ G S Q N00/SOT U//Y/V U//Y/V 0.0U//Y/0V 0.U//Y/V E 00U//.V/P R./ R0 K/ R./ Q PHNQ0LT&ST0NH0L&F0L/TO R0 K/ 000P//Y/V/X R0 K/ R0 K/ R 00K/ SOT Q MMT/SOT L0.UH/0//V/0/P R0 K/ R0.K/ R K//X U ISL 0 0 ISEN FS F PGOO VI VI VI VI VI0 OMP VSEN PWM PWM ISEN TOMP VIFF OFS EN R OVP ISEN PWM ISEN PWM VI. REF R K/ 0.U//Y/V

34 TX POWER ONNETOR SMUS ONN. -TX_PS_ON -TX_PS_ON VS R00 0K/ 0.U//Y/V -V.V -V TX.V.V PSON V V 0.U//Y/V 0.U//Y/V,,, SMLK,,, SMT 0 P//N/0V/X SMLK SMT V P//N/0V/X INFO_LINK 0 HX/-PIN 0.U//Y/V/X -V -V V POK VS PWOK PWOK,,0, VS 0.U//Y/V GPI0 0 0.U//Y/V/X 00 0.U//Y/V/X 0 V V TXPWR 0 0.U//Y/V/X U//Y/V 0 0.U//Y/V V 0.U//Y/V 0.U//Y/V/X 0 0.U//Y/V/X 0 0.U//Y/V 0 0.U//Y/V 0 0.U//Y/V/X RN0 0/PR/X RN0 0/PR/X RN0 0/PR/X GMHP VORE RN 0/PR 0.U//Y/V Northwood:.V Prescott:.V GMHP V VORE R0 K//X 0 U//Y/0V/X TX_V V V TXV/PROTET 0 0.U//Y/V VS R0.K//X Q MMT/SOT/X Q MMT/SOT/X VUL U//Y/V/X R0.K//X ig opper to U0 V V V VQ SHN# FNM/X VTTOUT VTTOUT VTTSEN VREFIN VREFOUT Q 0 -OOTSEL GMHVTTREF 000P//X/0V/X E0 00U//0V//X G O-LY R0.K///X S 0 0U//Y/0V R0 R0.K///X Q N00/SOT/X VS.K///X R00 0//X R E0 00U//0V//X Q S/SOT/X GIGYTE ORP. O-LY 0 0U//Y/0V/X Misc. PWR & TX ONN. Size ocument Number Rev G-IP.0 ate: Sheet of

35 US_LN POWER EOUPLING P. # Layout heck :. LU PIN, VI. VUL,, V_L, V_L 0mil, pin ypass ap.. MI 0~,TRE ::, 0mil. X'TL MHz,TRE, mil G-IP.0 MRVELL E00 GIGYTE ustom,, 00 Size ocument Number Rev ate: Sheet of LE_T -PIRST LNLK -USO P- P P- P P P- P P- _[0..] VP_T VUL LE_T LE_00 VUL V_L MI V_L V_L RSET V_L MI MI _ -_E _ -FRME -_E0 _ TSTPT _ MI TRL ZP_REF MI0- LE_TEST _ MI- VP_LK TRL _ PR -TRY -IRY _ VP_LK TRL MI LK_RUN -GNT _ ZN_REF TRL MI _0 MI0 V_L VUL V_L -PIPME XTLO MI- _ V_L ZP_REF -SERR M_EN LE_000 V_L _ LNLK -PERR V_L _ MI- LE_T VUL XTLO MI0- MI- ZN_REF MLK V_L MI- V_L MI- V_L -STOP 0 _0 -EVSEL _ V_L V_L -REQ -_E _0 VUL V_L MLK V_L MI0 -PIRQE -PIRST _ VP_T -_E LK_RUN _ LE_000 LE_00 V_L V_L V_L -REQ,0 -GNT,0 -SERR,0,, -_E,0,, PR,0,, -FRME,0,, -IRY,0,, -TRY,0,, -STOP,0,, -EVSEL,0,, LNLK -PERR,0,, -_E0,0,, -PIRQE -PIPME,,0,, -_E,0,, -USO USP -USP -USP USP P P- P P- -PIRST,,,, _[0..],0,, -_E,0,, FUSE VUL V_L VUL V_L V_L VUL V_L VUL VUL V_L V_L FUSE VUL V_L V_L VUL V_L V_L LR.///X LR.///X LR.///X L 0.U//Y/V/X LQ PT/SOT/X TP LR.///X L 0//X UP OWN US/UULE U U U U U U U U L L L L L L L L L L0 LR 0//X L 0.U//Y/V/X LR.K//X LR.K///X LR 0//X L.U//Y/0V/X L 0P//N/0V/X LR 0K/ LR.K//X LR 0K/ L.U//Y/0V/X L 000P//X/0V/X L 0.U//Y/V/X LE 000U//.V/ LQ PT/SOT/X LRN 0/PR/X EEPROM LU M0/SO/X 0 S SL WP L 0.U//Y/V/X L 0.U//Y/V/X L 0.U//Y/V/X LR0 ///X LE 00U//0V//X LR 00K//X LR.K//X L 0.U//Y/V/X LF 0//X L 0.U//Y/V/X LUL O0T/S/X L 0.U//Y/V/X L 000P//X/0V/X L 0.U//Y/V/X L 000P//X/0V/X LR.K//X LR ///X L 0.U//Y/V/X L 0.U//Y/V/X L0 0.U//Y/V/X L 0.U//Y/V/X L 0.U//Y/V/X L P//N/0V/X LR 0//X L 0.U//Y/V/X L 0.U//Y/V/X L.U//Y/0V/X L 0.U//Y/V/X L 0.U//Y/V/X L P//N/0V/X E00 LU E00/LQFP/X VLF V SPI_O SPI_LK TRL SPI_S V VO_TTL VO_TTL LE_LINK000 V LE_TX_ LE_LINK0_ LE_LINK00_ VO_TTL LE_RX_ LE_UPLEX_ LE_STST_ V TESTMOE VO_TTL TO V VUX_VLL SWITH[] SWITH[0] TI TRST V TMS TK XTLO XTLI V RSET MIP[0] MIN[0] VL0 MIP[] MIN[] VL TRL VH HSP HSN MIP[] MIN[] VL MIP[] MIN[] VL TSTPT INT_ VIO RST_ PME_ VO_PI 0 V VO_PI VO_PI E_[] VO_PI 0 V PR FRME_ VO_PI TRY_ IRY_ STOP_ EVSEL ISEL LK V LKRUN PERR_ VO_PI ZN_REF ZP_REF SERR_ REQ_ GNT_ V VO_PI E_[] E_[] V VO_PI 0 MEN E_[0] VO_PI 0 V ON VP_LK VP_T SPI_I EP LX MHZ/XTL_HLF/X L 0.U//Y/V/X L 0.U//Y/V/X LE 00U//0V//X LE 00U//0V//X L 0.U//Y/V/X L.U//Y/0V/X L 0.U//Y/V/X LR.K//X LR.///X L 0.U//Y/V/X L 00P//N/0V/X LF 0//X L0 0.U//Y/V/X TP0 LF 0//X L0 0.U//Y/V/X L0 0.U//Y/V/X L 0.U//Y/V/X LR 0//X L 0.U//Y/V/X LR 0//X L 0.U//Y/V/X LR0.///X L 000P//X/0V/X LR.///X L 0.U//Y/V/X L 0.U//Y/V/X LR.///X

36 VUL E0 00U//0V/ Q PL0/TO 0.U//Y/V R0 00// R0 // 0 0.U//Y/V VUL E 000U//.V/ VS VUL R0 K/ -RSMRST U//Y/0V VS -RSMRST 0U//Y/0V/X N0 N0 RN 0/PR VUL N00 VSTR E 00U//0V/ R / 0 0.U//Y/V E0 000U//.V/,,0, PWOK VUL,, -SLP_S 0.U//Y/V PM0N/IP0N0L/PHN0LT/TO Q0 SLP_SEN E 000U//.V/ 0.0U//X/0V/X.V VTT_R LINER SOLUTION G S Q0 0.0U//X/0V/X 0.U//Y/V STNF0L-T/PM0-TR/HUF0ST/TO 0.U//Y/V 0.U//Y/V U 0 V_RV W0GR-REV 0.U//Y/V STR_RV STR_SEN V_LS STR_RV PWOK VLEN# STR_SEN S# S# STR_RV STR_SEN HRPMP SS V_SET0 V_SET 0 R / R K/ 0 0.U//Y/V VS G S E 00U//0V/ Q STNF0L-T/PM0-TR/HUF0ST/TO E 000U//.V/ E 000U//.V/ RV 0.0U//X/0V/X G G S S 0.U//Y/V Q0 STNF0L-T/PM0-TR/HUF0ST/TO RVTT Q0 STNF0L-T/PM0-TR/HUF0ST/TO VS VS ROVP,ROVP,ROVP RESUME WELL EFULT HIGH ROVP ROVP ROVP V_SET0 V_SET.V HIGH HIGH HIGH 0V 0V.V LOW HIGH HIGH 0V.V.V LOW LOW HIGH 0V V.V HIGH HIGH LOW.V 0V R00 K/ R0 R K/ Q0 MMT/SOT R0 Q0 MMT/SOT R0 R K/ R K/ Q0 MMT/SOT FOR.V IOS PROGRMMING PROGRMMING.V PROGRMMING.V ROVP.K/ ROVP.K/ ROVP.K/ SLP_SEN Q N00/SOT VUL,, -SLP_S, -IO_PSON.K/ R0 R.K/ R0.K/ G S 0 0.0U//X/0V Q0 MMT/SOT SOT,0 -S_S VUL R0.K/ R0.K/ SLP_SEN Q0 MMT/SOT SOT GIGYTE THHNOLOGIES, IN. R POWER Size ocument Number Rev ustom G-IP.0 ate:,, 00 Sheet of

GIGABYTE GA-6OXT Reference Schematics

GIGABYTE GA-6OXT Reference Schematics E GIGYTE G-OXT Reference Schematics Revision :.0 TITLE OVER SHEET INTEL PIII SOKET-0 GMH (INTEL EP ) SRM SOKET (IMM,IMM,IMM) GP SLOT IH (INTEL 0) LOK SYNTHESIZER PI SLOTS ( PI,PI,PI,PI,PI ) FWH ( SST SL00

More information

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL SHEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: IGME TITLE Revision.0 SHEET TITLE OVER SHEET LOK IGRM OM & P MOIFY HISTORY 0 P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI

More information

Model Name: 8I945GMF. Revision 1.0

Model Name: 8I945GMF. Revision 1.0 Model Name: IGMF SHEET TITLE Revision.0 SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT

More information

QUANTA COMPUTER INC.

QUANTA COMPUTER INC. QUNT OMPUTER IN. PGE ontent PGE ontent 0 0 0 T PGE OVER T LOK IGRM NW/PS (HOST US) NW/PS (POWER/N) MH (Host bus) MH (GP bus & HU I/F) GMH (PWR & GN) GMH R- & R- IH-M(PU,PI,IE) IH-M (US,HU,LP) IH-M(POWER&GN)

More information

VIA Apollo ProMedia Board Schematics

VIA Apollo ProMedia Board Schematics VI pollo ProMedia oard Schematics 0TF TITLE SHEET No. OVER SHEET SOKET 0 PROESSOR, NORTH RIGE VT0/, SOUTH RIGE VT/, LOK SYNTHESIZER GTL+ US N PULL UP RESISTORS SRM IMM SLOTS / 0 PI SLOT & PI SLOT PI SLOT

More information

Cover Sheet. Block Diagram DDR SLOT DDR TERMINATOR AGP SLOT PCI SLOTS LAN CONTROLLER

Cover Sheet. Block Diagram DDR SLOT DDR TERMINATOR AGP SLOT PCI SLOTS LAN CONTROLLER over Sheet lock iagram MIN LOK EN & R LOK UFFER MS- VERSION: SIS / HIPSET Willamette/Northwood pin mp- Processor Schematics mp- INTEL PU Sockets SIS / NORTH RIE R SLOT R TERMINTOR - - SIS SOUTH RIE - PU:

More information

MS Version 0A 06/21/2001 Update. CPU: Willamette/Northwood mpga-478b Processor. System Brookdale Chipset:

MS Version 0A 06/21/2001 Update. CPU: Willamette/Northwood mpga-478b Processor. System Brookdale Chipset: over lock iagram GPIO Spec. lock Y & T IE ONNETORS MS- Version // Update INTEL (R) rookdale hipset Willamette/Northwood pin mpg- Processor Schematics mpg- INTEL PU Sockets - INTEL rookdale MH -- North

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

Model Name: 8I945AE-AE Revision 1.1

Model Name: 8I945AE-AE Revision 1.1 Model Name: IE-E Revision. HEET TITLE HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET LOK IRM OM & P MOIFY HITORY P_L_ P_L_ P_L_ P_L_,E,F, MH-LKEPORT_HOT MH-LKEPORT_RII MH-LKEPORT_PI E, MI MH-LKEPORT_INT V

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

VISE (MS-6715) Intel (R) Springdale (GMCH) + ICH5 Chipset Intel Northwood & Prescott mpga478b Processor

VISE (MS-6715) Intel (R) Springdale (GMCH) + ICH5 Chipset Intel Northwood & Prescott mpga478b Processor over Sheet lock iagram Revision History - ntel mpg PU - Signals ntel mpg PU - Power ntel Springdale - Host Signals ntel Springdale - Memory Signals ntel Springdale - GP & LT Signals ntel H - P & E & Signals

More information

MS-6524 SIS 645/650 CHIPSET Willamette/Northwood 478pin mpga-b Processor Schematics

MS-6524 SIS 645/650 CHIPSET Willamette/Northwood 478pin mpga-b Processor Schematics Last Schematic Update ate: // MS- SIS / HIPSET Willamette/Northwood pin mpg- Processor Schematics PU: Willamette/Northwood mpg- Processor System rookdale hipset: SIS / (North ridge) + (South ridge) On

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

MS INTEL (R) Brookdale Chipset System Brookdale Chipset: On Board Chipset: (OPTION) Standard: 2 Channel S/W Audio-Realtek ALC201A

MS INTEL (R) Brookdale Chipset System Brookdale Chipset: On Board Chipset: (OPTION) Standard: 2 Channel S/W Audio-Realtek ALC201A over lock iagram GPO Spec. lock Y & T E ONNETORS MS- Version NTEL (R) rookdale hipset. Willamette/Northwood pin mpg- Processor Schematics mpg- NTEL PU Sockets NTEL rookdale MH -- North ridge NTEL H --

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2 --00_: RV;E,F,G,H,J,K,L,M,N,P,R V;H,H,J,J,K,K,L,L,M,M,N,N,P,P V;,,,,,,,E,E,F,F,G,G SMOE MOE S EXP EXP EXP0 HIPI HIIPI HIPI HIPI0 EXTFILTER GN_ GN_0 IN- IN+ EN- EN+ VREF V_ES N RY PLK PULK LK SYN SYN SYN

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface. S J TXR0 TXR TXR TXR[:0] TXR TXR LK TX[:0] TX0 TX TX0 TX TX TX TX TX TX TX TX TX TX TX TX TX R 0K R 0K J J0 PIV R 0K TXPR R0. H/E0 H/E H/E TXLV TXSO J J HRST HLK HPERR HGNT HISEL HEVSEL HSTOP HTRY HIRY

More information

MS-7037 Intel (R) Springdale (GMCH) + ICH5 Chipset Intel Northwood & Prescott mpga478b Processor

MS-7037 Intel (R) Springdale (GMCH) + ICH5 Chipset Intel Northwood & Prescott mpga478b Processor MS-0 ntel (R) Springdale (GMH) H hipset ntel Northwood & Prescott mpg Processor PU: ntel Northwood/Prescott -.G & bove System hipset: ntel Springdale - GMH (North ridge) ntel H (South ridge) On oard hipset:

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160 Service Service Service W-V0 0-0 Product Service Group udio Service Information lready published Service Informations: ORRTION TO SRVI MNUL elow are corrections to the circuit diagram parts list: OMI OR

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

Power. Video out. LGDC Subsystem

Power. Video out. LGDC Subsystem Power LE_UX# LG Evaluation System: Mainboard Revision: P Reference I: 00 # Video out LG Subsystem _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I/O ISP_LK I[..0] ISP_[..0]

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP MU ROOTIS / ORO MU_NRESET R_[0..] R_[0..] R_ R_ R_ R_ R_ R_0 R_0 R_ R_ R_ R_ R_ R_ OTG_S_VUS OTG_S_N OTG_S_P OTG_S_I OTG_S_O OTG_S_PWR OTG_S_I OTG_S_N OTG_S_P OTG_S_O OTG_S_VUS UT_USER UT_USER SW_USER

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

Intel 100MHz Pentium(R) II processor/440gx AGPset Dual-Processor Customer Reference Schematics

Intel 100MHz Pentium(R) II processor/440gx AGPset Dual-Processor Customer Reference Schematics Revision.0 Intel 00MHz Pentium(R) II processor/0gx GPset ual-processor ustomer Reference Schematics TITL PLTFORM OMPONNTS IVISION 00 PRIRI ITY R. FM- FOLSOM, 0 PG OVR SHT LOK IGRM SLOT ONNTOR,,, LK SYNTHSIZR

More information

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14 A ISIONS ZONE LTR ESRIPTION ATE APPROVE A INITIAL RELEASE --_0:0 J 0 0 0,,,, AF JP PAR [:0] ON PIV 0 SO LAV EN LK PHYS M LK STAT_A M0 M R R R R R R R 0K J J AR AR[:0] AR AR AR AR0 AR AR[:0] AR AR AR AR0

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31] V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH

More information

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF. POWER_KEY POWER_OFF US_IN WKEUP H_ET HG_STTUS PLYKEY +VRT VT VUS +VRT LI_.V LI_.V VUS VT VTT VTT VTT +V +V +V +V VTT V +V T uf uf R k R k uf uf R k R k VIN VOUT U XPM U XPM Vbat ON ON ON ON KW ON/OFF KW

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

Renesas Starter Kit for RL78/G13 CPU Board Schematics

Renesas Starter Kit for RL78/G13 CPU Board Schematics Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

HIgh Voltage chip Analysis Circuit (HIVAC)

HIgh Voltage chip Analysis Circuit (HIVAC) ate: esigner: RWING NO: SLE: SHEET: OF TOP MK HIgh Voltage chip nalysis ircuit (HIV) March H_I_RSEL H_I_RSEL H_I_SEL H_I_ H_I_ H_I_ H_I_SEL H_I_SW H_I_S H_I_S H_I_S H_I_P H_I_P H_I_P H_I_P H_I_PSH H_I_PSL

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

PCnet-FAST+ Am79C PQFP

PCnet-FAST+ Am79C PQFP NOTE: Place bypass caps close to power pins. EEPROM Pnet-FST+ m 0 PFP EEPROM Revision ate rawn omments 0 S Initial Release. NetPHY-LP LT Reference esign 0// S // // RF NetPHY-LP_LT_ Wednesday, ugust, NetPHY-LP

More information

CD300.

CD300. 00 Service Information www.laney.co.uk 9 9 -V J R9 N N N R R K K U/0V I R K U/0V R R R K K K N N R0 V U/0V 0 U/0V R 0K R 0K U/0V W 00K R9 M I R 00 U/0V 9 W W0K R 0K R K 0 0 R K W W0K K R0 MP K U/0V R 0K

More information

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT LTER YLONE III EP evelopment & Education OR SHEMTI ONTENT PGE TOP MEMORY OVER PGE, TOP SRM,FLSH 0 ~ 0 0 ~ 0 ISPLY VG, LE, SEGMENT 0 ~ 0 IN/OUT LOK, PS, RS, UTTON, SWITH, ONNETOR,S R 0 ~ FPG yclone II EP

More information

SCHEMATIC REV. DRAWING NO. 9268CE01C REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O REV JP# * SEE ASSEMBLY INSTRUCTIONS

SCHEMATIC REV. DRAWING NO. 9268CE01C REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O REV JP# * SEE ASSEMBLY INSTRUCTIONS THIS RWING IS THE PROPERTY OF NLOG EVIES IN. IT IS NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR USE IN FURNISHING INFORMTION TO OTHERS, OR FOR NY OTHER PURPOSE ETRIMTL TO THE INTERESTS OF NLOG EVIES.

More information

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1 SI_x_NLG_H_[:] P P SI_x_SPI_MISO SI_x_SPI_MOSI SI_x_SPI_LK SI_x_SPI_S FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_

More information

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1 header). Also used on IO Matrix (IOMx) NXP VKIT-SZV Table of ontents 0 LOK IGRM N NOTS 0 I/O Headers 0 Power/MU 0 Peripherals 0 US/OSM Revisions Rev escription esigner ate X Initial raft 00 Release 0/0/ X hanged MU to SZV 0// U T I O N : This

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H

CAN 1 CAN 2. CoiNel Technology Solutions LLP GND GND GND GND GND GND J1 JUMPER J2 JUMPER. 100nF. 100nF R2 120 R1 120 VDD 3 CAN1_H CAN2_H V N N V N_TX N_TX U TX V 00nF N_H R 0 J JUMPER N_H N_TX N_TX U TX V 00nF N_H R 0 J JUMPER N_H N_RX N_RX V NP R RX Vref VSS N_L Rs 0K MP R N_H N_L N_L J ON N_RX N_RX V NP R RX Vref VSS N_L Rs 0K MP R N_H

More information

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/ Power power.sch udio SOUN_OUT audio.sch Phi P[0..] P[0..] Phi P[0..] P[0..] PU Phi P[0..] P[0..] [0..] [0..] I/O MP ROMIS Phi [0..] [0..] I/O MP ROMIS Phi UL [0..] [0..] VI_S MP ula.sch LUE RE SYN M[0..]

More information

Am186CC and Am186CH POTS Line Card

Am186CC and Am186CH POTS Line Card RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to

More information

Cover Sheet 1 Block Diagram 2 GPIO SPEC. AMD K8 -> 754 PGA Socket 4,5,6 Clock Synthesizer

Cover Sheet 1 Block Diagram 2 GPIO SPEC. AMD K8 -> 754 PGA Socket 4,5,6 Clock Synthesizer MS- VER:0 *M PG K-Processor (R 00) *VI KM00 *VI VTR(GP X / VLink X) *Winbond THF LP I/O Page over lock iagram GPIO SPE M K -> PG Socket,, lock Synthesizer System Memory R IMM & *VI VT0L 0/00 ase-t LN *US.0

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

Power. I/O Extensions. CPU Extensions. JADE-D Subsystem

Power. I/O Extensions. CPU Extensions. JADE-D Subsystem XXSvideo- Revision: P. Power WI V_ORE_PG WI V_ORE_PG Reference I: 00 # WI PU Extensions HOST_SPI[..0] SPI_0[..0] PU_[..] PU_[..0] MEM_TRL[..0] MEM_RY VIN0_[..0] HOST_SPI[..0] S PI_0[..0] PU_[..] PU_[..0]

More information

POWER Size Document Number Rev Date: Friday, December 13, 2002

POWER Size Document Number Rev Date: Friday, December 13, 2002 R0 [ /W 0 0.00uF/00V - D0 KP0M L0 L D0 N 0 00uF/00V 0 0.uF R0 M [ /W R0 M [ /W R0 M [ /W R0 M [ /W 0 0.00uF/KV D0 PS0R 0 0uF R0 00K [ W D0 FR0 R0 0 [ /W O O T0 O,, POWER X'FMR 0, D0 DQ0 R [ /W 0.00uF/00V

More information

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds. lock iagram Ethernet PoE Level Translators SPI HNSHKE URT tmega U US ISP MHz User button Leds Wi-Fi Module U GPIO Headers micros US US Host MHz lock iagram Size ocument Number Rev Yun ate: Thursday, January,

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

VRAM VRAM VRAM VRAM EXT. VGA NV18M/34M/36M 1.25V 10A NVVDD 10A POWER CONN NVFBC 6A

VRAM VRAM VRAM VRAM EXT. VGA NV18M/34M/36M 1.25V 10A NVVDD 10A POWER CONN NVFBC 6A lock iagram 00// VRM VRM VRM VRM VRM US VRM US LVS ET. VG GP US L/INV NN NVM/M/M ( ption ) TL PGE 0..VHT :00m.V :00m.VUL:0m.VT :.0m.V :00m :00m VUL :0m V :m VUL :m G EI GP NN PGE 0.0. L V RT S-VIE INV

More information

U1-1 R5F72115D160FPV

U1-1 R5F72115D160FPV pf R NF_ X MHz, pf ON_XTL ON_EXTL R R NF_,,,, R NF_ R NF_ R R,,,, M M M_LK M_LK SEMn TI TMS TK TRSTn K R K R K R K R EXTL XTL M M M_LK M_LK TESTM SEMn TI TMS_WTX TK_WSK TRSTn_WRX U- RFFPV VREF VREFVSS

More information

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE -0 Power us and Switches V OR V JK RIK VINT VINT JK

More information

3JTech PP TTL/RS232. User s Manual & Programming Guide

3JTech PP TTL/RS232. User s Manual & Programming Guide JTech PP-00 TTL/RS User s Manual & Programming Guide Revision. J Tech o., Ltd. Fu-Hsing N. Rd., F Taipei, Taiwan Tel: +--00 9 info@jtech.com.tw JTech (J Eng.), Inc. E. Valley lvd., Suite ity of Industry,

More information

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s A g la di ou s F. L. 462 E l ec tr on ic D ev el op me nt A i ng er A.W.S. 371 C. A. M. A l ex an de r 236 A d mi ni st ra ti on R. H. (M rs ) A n dr ew s P. V. 326 O p ti ca l Tr an sm is si on A p ps

More information

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

FX18 DDR0/DDR1. PCIe/SD/SPI/CONFIG

FX18 DDR0/DDR1. PCIe/SD/SPI/CONFIG ate: feb 0 Kiad... ev: V Size: Id: / Title: alatea ile: alatea.sch Sheet: / License: Y-S PowerSypply PowerSypply.sch X NK()/NK(X) 0/ PIe/S/SPI/ONI NK()/NK0(X)/TP P OUPLIN POW SUPPLY.sch 0_[0..] 0_[0..]

More information

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND TP RN V_ORE N_ N TP LKORY_ N_ LKORY S S_ TP RE TP LU EUT_ VP SLK SLK V V_E VIOLET TP VP XTL XTL R LKORY_ RN R TP LKORY_ N_ TP LKORY_ N_ LKORY S S_ RE TP LU EUT_ TP VP SLK V V_E VIOLET TP VP XTL XTL RN

More information

Power USB I/F. USB->Uart AX309. Power LED :25:33 I:\AX\AX309\2.0\1_POWER.SchDoc VBUS VBUS D- D+ Fuse VCC GND D3V3 U

Power USB I/F. USB->Uart AX309. Power LED :25:33 I:\AX\AX309\2.0\1_POWER.SchDoc VBUS VBUS D- D+ Fuse VCC GND D3V3 U X0.0 0-- :: I:\X\X0\.0\_POWER.Schoc ate: R K Power LE LE SW SW V P P P V V F Fuse U SRV0- VUS P M RX TX LE RX LE TX R K R K VUS - I J US->Uart US I/F E 00uF/V OUT IN = U -. V E 00uF/V OUT IN = U -. V E

More information

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0] STTTW STTLKW POW[:0] PTW[:0] SYNHW PLKW Sheet_ STTTS STTLKS POS[:0] PTS[:0] SYNHS PLKS Sheet_ Spareates PLKS SYNHS PTS[:0] POS[:0] STTLKS STTTS MLKS MTS Sheet_ PLKW PLKS SYNHW SYNHS PTW[:0] PTS[:0] POW[:0]

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

DOCUMENT NUMBER PAGE SECRET

DOCUMENT NUMBER PAGE SECRET OUMENT NUMER PGE SERET / SERET OUMENT NUMER PGE / Spartan onfiguration SPI Flash Q S V W/VPP HOL VSS U MPVME R 0 R.K 0.U 9 IO_LP 0 IO_LN VREF_ G IO_L9P_ G IO_L9N_ F IO_L0P_ F IO_L0N_ IO_L9P_ IO_L9N_ 0

More information

Exhibit 2-9/30/15 Invoice Filing Page 1841 of Page 3660 Docket No

Exhibit 2-9/30/15 Invoice Filing Page 1841 of Page 3660 Docket No xhibit 2-9/3/15 Invie Filing Pge 1841 f Pge 366 Dket. 44498 F u v 7? u ' 1 L ffi s xs L. s 91 S'.e q ; t w W yn S. s t = p '1 F? 5! 4 ` p V -', {} f6 3 j v > ; gl. li -. " F LL tfi = g us J 3 y 4 @" V)

More information