QUANTA COMPUTER INC.

Size: px
Start display at page:

Download "QUANTA COMPUTER INC."

Transcription

1 QUNT OMPUTER IN. PGE ontent PGE ontent T PGE OVER T LOK IGRM NW/PS (HOST US) NW/PS (POWER/N) MH (Host bus) MH (GP bus & HU I/F) GMH (PWR & GN) GMH R- & R- IH-M(PU,PI,IE) IH-M (US,HU,LP) IH-M(POWER&GN) LOK GENERTOR GP SLOT RT,L LI,LON & FN ONTROL IMM & IMM R_TERMINSION US,LE/,PS,PW & RST ONN PI ONN & S-VIEO LN ontroller(mm), RJ IE (H & ROM) & LPT IEEE (TS ) EMI P & OM & RT SIO P, F UIO OE(L0) UIO MPLIFIER(LM & ) PU NSL UIO J (0Z) TTERY ONN & POWER JK POWER VTT_N SYSTEM POWER POWER - R &.V POWER ISHRGE POWER ORE POWER V_H Size ocument Number Rev ustom OVER PGE ate: Friday, February, 00 Sheet of PROJET : T Quanta omputer Inc.

2 PI EVIES ISEL # REQ/GNT # IRQ GP LN ard bus L Panel N/ L I S PNEL_I " SXG " XG 0 N/ 0 L I S PNEL_I, MINI-PI E,F L I0 S PNEL_I0 LVS RG Graphic hip Ti or nvii GP onnector PGE Y/ LVS Panel GP oard Y/ RG GP X US S-Video PGE 0 RT PGE GP X US Y/ RG T INTEL P PU Northwood/ Prescott (FPG ) PGE : 0,0 Host us (00//00MHz) NORTH RIGE Intel G (GMH) (F-G ) PGE : 0,0,0,0 //00MHz R SRM L O N G - I M M PGE L O N G - I M M PGE *PU/PU- *SRM *V *PIF *PI *REF *MHz *SR/SR# VRT V V Main LOK GEN. IS PGE : Power RT PGE : TTERY & IN PGE : US PGE US PGE US PGE US PGE LE oard onnector PGE Keyboard onnector PGE H PGE 0 ROM PGE 0 US PGE US PGE KEY MTRIX PS PRIMRY IE SEONRY IE US IOS PGE E NS/P ( Pin LQFP) PGE HU I/F M/s,.V SOUTH RIGE Intel 0E (IH) (mg 0) PGE :,0, LP PI PI LP PI US 0, PI oard onnector PGE GbE LN MPHY roadcom/mm PGE PI oard PHY TI/TS PGE udio J O/ OZ PGE udio odec Realtek/L0 PGE Headphone udio mp PGE NS/LMMTE PGE Speaker udio mp NS/LML PGE RJ PGE PGE MI-IN PGE PGE PGE udio J oard onnector PGE Sub-woofer PGE V_H V_H V._M.VSUS R_VTT.V VPU V_ VSUS VSUS V V-S V.V V_ORE VVI VTT_N V_H & V_H PGE :.VSUS&R_VTT PGE : SYSTEM POWER PGE : 0 POWER ISHRGE PGE : POWER ORE PGE : POWER VTT_N PGE : Touchpad oard onnector PGE K/MS PGE OM PGE LPT PGE 0 Super IO NS/P (00 Pins TQFP) PGE FN PGE FN PGE F PGE PI PI US/M US0 ard us ENE/0 ard Reader onnector PMI Slot Mini-PI Slot M Slot RJ PGE Size ocument Number Rev ustom LOK IGRM ate: Friday, February, 00 Sheet of PROJET : T Quanta omputer Inc.

3 lose to PU lose to PU NW/Northwood lose to ITP POWER: Vcore : VVI : 0m 0/0:change footprint from UMX to UMX-P NORTHWOO OOTSEL HIGH LOW PRESOOT PU NW/PS (HOST US) ustom Friday, February, 00 Size ocument Number Rev ate: Sheet of INTR HSTP# H# H_PROHOT# PU_SLP# HSTP# H# HREQ# H# HSTP0# H# HREQ# SY# H# H# SKTO# H# H# H# H# H_IERR# H#0 HSTN0# PM# H# RY# R# H# H# H# H# H# H# THRMP H# H# H# NMI H# H#0 TRST# H# H# PM# HREQ# IGNNE# HIT# H# TK PM0# HTRY# PUINIT# TMS TK H# H# H# HST0# SMI# HSTP# H#0 SKTO# TI H# H# TO H# H# HITM# H# H# TO H# H# H# RS# OMPT# H# H# H# H# H# HREQ0# PWRG_PU PM# H#0 H# RS#0 HSTN# H# THERMTRIP# H# H# H# TMS H#0 PM0# H# HI# ITP_LK# TI H# HREQ#0 MT HI# H# H# PM# MRST# H# H# H# PM# OOTSELET PURST# H# H# H# HLOK# H# H# PM# H# ITP_LK H# H# H# H# TRST# H# H# H# OMPT# HI0# H# MLK H#[0..] H# H#[..] HST# H# PURST# HLK_PU H_IERR# H# RS# H# H# HREQ0# NR# HLK_PU# S# H# 0M# HREQ# H# PM# THERMTRIP H# EFER# PM# R# H# H#0 FERR# HSTN# HSTN# H# PM# H# STPLK# H# H#0 H_PROHOT# H#0 PRI# H#0 PWRG_PU H# H# PM# H#0 H# H# FERR# THRMN HI# STPLK STPLK MLK MT PU_V IH_THRM# PU_OVT# THRMP PU_OVT# THRMN V_ORE V V_ORE V V_ORE V_ORE V V V R0-00 T T R -00 T T R T T T R *-00 R 0-00 T R 0/F-00 T *0P-00 Q TEU T R *0-00 R R -00.U-00 T T U MX Vdd - THERM# GN LERT# ST SLK *0P-00 R P-00 R 0-00 R 0-00 R 00 R -00 R -00 R -00 T0 R -00 R -00 R0-00 R 0K-00 Quanta omputer Inc. PROJET : T T T0 R0 0K-00 R *0-00 R *0-00 R *0-00 T R -00 R -00 T R 0-00 NW/PRESOTT R T ONTROL ITP HOST LK LEGY PU THERML MIS OF U PRESOTT K K L K L M L M M N M N N N T R P P R T U P U T V R W T U V W Y L R J K J J H G V H G J K K L H E H F E W G V F G F J G H J H E G F F E F L G H M L J K H M N P M N M N N R P R R T T T T U U U V U V V W Y W Y Y Y E G P V E K R W F J P W F F E Y Y F E E E F H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# ST0# ST# REQ0# REQ# REQ# REQ# REQ# S# P0# P# INIT# IERR# R0# NR# P0# P# P# P# PRI# SY# EFER# RY# HIT# HITM# INIT# LOK# MERR# RESET# RS0# RS# RS# RSP# TRY# 0# # # # # # # # # # 0# # # # # # # # # # 0# # # # # # # # # # 0# # # # # # # # # # 0# # # # # # # # # # 0# # # # # # # # # # 0# # # # I0# I# I# I# STN0# STN# STN# STN# STP0# STP# STP# STP# LK0 LK ITP_LK0 ITP_LK 0M# FERR# IGNNE# LINT0 LINT SMI# STPLK# PM0# PM# PM# PM# PM# PM# TO TI TK TMS TRST# R# THRM THRM THERMTRIP# PROHOT# PWRGOO SLP# N_KEY_ OPTIMIZE/OMPT# SKTO# OOTSELET R /F-00 R * U-00 EFER# [] RS# [] HI# [] HSTP0# [] RS#0 [] S# [] RS# [] HI# [] MT [,] MLK [,] PWRG_PU [0] IGNNE# [] NR# [] HSTN# [] NMI [] H_PROHOT# [] HREQ# [] PUINIT# [] PRI# [] HI0# [] HREQ#0 [] HREQ0# [] HTRY# [] RY# [] HLK_PU [] HREQ# [] HITM# [] STPLK# [] HSTP# [] SY# [] R# [0] HLK_PU# [] HSTP# [] HREQ# [] H#[0..] [] MRST# [] SMI# [] HSTN# [] FERR# [] HLOK# [] 0M# [] HSTN# [] HSTN0# [] INTR [] HI# [] HSTP# [] PU_SLP# [] H#[..] [] HIT# [] HREQ# [] PURST# [] HST0# [] HST# [] THERMTRIP# [0,] THRMP-E [] THRMN-E [] IH_THRM# [0] OOTSELET [,]

4 mils 0m NW/Northwood W/S->mils/mils w/s->/ mils(min) mils mils 0m 0/:Mount, for Vcore transsion NW/PS (POWER/N) ustom Friday, February, 00 Size ocument Number Rev ate: Sheet of TESTHI TESTHI TESTHI TESTHI H_ VI VI0 VI VI H_V VI VVIOK VI0 VI VI VI VI VI TESTHI TESTHI TESTHI0 TESTHI TESTHI TESTHI0 TESTHI H_GTLREF H_OMP0 VI H_OMP TESTHI H_VIOPLL HSEL0 HSEL TESTHI VVIOK V_ORE V_ORE V_ORE V V_ORE V_ORE V_ORE V_ORE V_ORE V_ORE V_ORE V_ORE V_ORE V_ORE V_ORE VVI VVI.U-00.U/0V 0U/.V-00.U-00.U-00.U/0V 0U/.V-00 R K U/.V-00.U/0V.U-00 U/0V- 0U/.V-00 R 0-00.U/0V *0U/.V- 0 0U/.V-00 R K-00 R -00.U-00 0U/.V-00.U-00 R *K-00 0U/.V-00 R K-00 0U/.V-00 0U/.V-00.U/0V T.U/0V L 0UH-00 R -00 0U/.V-00 0.U/0V 0U/.V-00 0U/.V-00 T0.U/0V.U-00 0U/.V-00 Quanta omputer Inc. PROJET : T R 0-00.U-00 L0 0UH-00 0.U-00 *0U/.V- 0U/.V-00.U/0V 0.U/0V.U/0V 0.U/0V 00.U/0V 0.U/0V R -00 0U/.V-00 0U/.V-00 0P-00 0U/.V-.U/0V R -00.U-00.U/0V 0U/.V-00 R.K-00 0.U/0V 0.U/0V R K-00 R U/.V U/.V-00 *0U/.V- T 0U/.V-00 0.U/0V.U/0V T R K-00 0.U-00 0U/.V-00.U/0V 0U/.V-00.U/0V.U/0V T 0U/.V U/.V-00.U/0V.U/0V.U/0V 0U/.V-00 R0-00 NW/PRESOTT POWER VI MIS OF U PRESOTT E E E E E F E F 0 F0 F 0 0 L P E F F F E E E E E0 E E E0 0 E E E0 E E0 F F F F F F E E F F F F F F F F F 0 0 Y W U VI0 VI VI VI VI VI VVI VSENSE SENSE V VVIL VIOPLL VIPWRG GTLREF0 GTLREF GTLREF GTLREF TESTHI0 TESTHI TESTHI TESTHI TESTHI TESTHI TESTHI TESTHI TESTHI TESTHI OMP0 OMP SEL0 SEL RSV0 RSV RSV RSV RSV V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V TESTHI0 TESTHI TESTHI T 0U/.V-00 R 00/F-00 R./F OF GROUN NW/PRESOTT U PRESOTT W Y Y Y Y N N N N P P P P R R R R T T T T U U U U V G H H H H J J J J K K K K L L L L M M M M E E E E E E E E F F F F F0 F F F F F G G G 0 0 E E E 0 0 F F F F F0 F F F F0 E E E E 0 E E E E E 0 0 V V V W W W U-00 0U/.V-00.U/0V 0.U/0V 0U/.V-00 R./F.U-00 0U/.V-00.U/0V.U/0V R /F R U/.V-00 T 0 0U/.V-00 R -00 0U/.V-00 R -00 0U/.V-00 0U/.V-00 U/0V- T 0.U/0V 0.U/0V 0U/.V- HSEL [,] H_VREF [] HSEL0 [,] VI [] VI [] _SENSE [] VI [] VI [] VI [] VI0 [] VVIOK [,] VOER_SENSE []

5 MH (Host bus) VTT_N R 0/F-00 0/F-00 R 0mils H_SWING H_SWING VOLTGE "0MIL TRE, MIL SPE" H_SWING S/ /*VTT_N /- % VTT_N */F-00 R.0U-00 R 00/F-00 mils.u-00 [] H_VREF.U H#[0..] P FOR GTLREF USE 0MIL TRE, ISOLTE W/ MIL SPE P SHOUL E PLE NER GMH PIN [] H_PROHOT# H#[0..] H_VREF [] 0/F-00 R H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H_ROMP H_SWING H_VREF E 0 0 E E0 E G0 F E F J L G G F F E E J G E K J L J F F E K G G0 L E K J H0 G E E 0 E0 0 E F U SPRINGLE H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# HROMP HSWING HVREF H_PROHOT# R H_PROHOT L0 PROHOT# 0-00 SPRINGLE OF PS H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# HREQ0# HREQ# HREQ# HREQ# HREQ# HST0# HST# HSTP0# HSTN0# INV0# HSTP# HSTN# INV# HSTP# HSTN# INV# HSTP# HSTN# INV# S# HTRY# RY# EFER# HITM# HIT# HLOK# REQ0# NR# PRI# SY# RS0# RS# RS# PURST# PWROK HLKP HLKN SEL0 SEL 0 L E K 0 J E0 J F F J G F E H K E F G0 J G J L J 0 L K L G F L E F G L E K E E G E E L L H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# HREQ#0 HREQ# HREQ# HREQ# HREQ# HST0# HST# HSTP0# HSTN0# HI0# HSTP# HSTN# HI# HSTP# HSTN# HI# HSTP# HSTN# HI# S# HTRY# RY# EFER# HITM# HIT# HLOK# HREQ0# NR# PRI# SY# RS#0 RS# RS# PURST# PWROK HLK_MH HLK_MH# H#[..] R R HREQ#0 [] HREQ# [] HREQ# [] HREQ# [] HREQ# [] HST0# [] HST# [] HSTP0# [] HSTN0# [] HI0# [] HSTP# [] HSTN# [] HI# [] HSTP# [] HSTN# [] HI# [] HSTP# [] HSTN# [] HI# [] S# [] HTRY# [] RY# [] EFER# [] HITM# [] HIT# [] HLOK# [] HREQ0# [] NR# [] PRI# [] SY# [] RS#0 [] RS# [] RS# [] PURST# [] PWROK [0,] HLK_MH [] HLK_MH# [] K/F-00 K/F-00 H#[..] [] HSEL0 HSEL HSEL0 [,] HSEL [,].K/F-00 R.K/F-00 R POWER:.V :..V/.V :..V :..V : 0. Size ocument Number Rev ustom MH (Host bus) ate: Friday, February, 00 Sheet of PROJET : T Quanta omputer Inc.

6 MH (GP bus).v [] G[0..] G[0..] G0 E G G G E G 0 G G G G G G0 G W0 G G W G W G V G G Y G Y G W G0 Y G V G W G U G T G T G T G R G P G P G0 P G M U SPRINGLE G0 G G G G G G G G G G0 G G G G G G G G G G0 G G G G G G G G G G0 G SPRINGLE OF GP INTERFE HU S HI0 HI HI HI HI HI HI HI HI HI HI0 HISTRF HISTRS HI_ROMP HI_SWING HI_VREF I0 I I I I I I I I I I0 ISTRF ISTRS F G K G K L L L J H J H H E E HI0 HI HI HI HI HI HI HI HI HI HI0 HIST HIST# K WI0 H WI WI F WI WI 0 WI F WI G WI E WI H WI G WI0 J WIST J WIST# HIROMP_MH HISWING_MH HIVREF_MH T0 T T T T0 T T0 T T T T T0 T0 R HI[0..0] HIST [0] HIST# [0]./F HI[0..0] [0].V.V R /F-00.V R00 /F-00 0mils trace/ mils space HISWING_MH.U-00.0U-00 R00 /F-00 HIVREF_MH R0 /F.U-00.0U-00 0.*V (.V) /- % 0.*V (.V) /- % 0mils trace/ mils space WISWING_SPG 0.*V (.V) /- % LK_MH *0P [] ST[0..].V [] GST0 [] GST [] GST0# [] GST# [] GSST [] GSST# [] S[0..] [] GFRME# [] LK_MH [] GEVSEL# [] GIRY# [] GTRY# [] GSTOP# [] GPR [] GREQ# [] GGNT# [] [] [] [] [] [] [] [] [] GRF# GWF# GI_HI GI_LO ST[0..] R0 GVREF GE0# GE# GE# GE# GST0 GST GST0# GST# GSST GSST# S[0..] GFRME# LK_MH GEVSEL# GIRY# GTRY# GSTOP# GPR GREQ# GGNT# GRF# GWF# GI_HI GI_LO ST0 ST ST./F-00 GSWING GVREF GE0# Y GE# W GE# GE# U S0 S S S S S S S GROMP V V U T R P R R U U0 U T U H V W N M R0 R M M N N N GE0# GE# GE# GE# GSTF0 GSTF GSTS0 GSTS GSSTF GSSTS GS0# GS# GS# GS# GS# GS# GS# GS# GFRME GLKIN GEVSEL GIRY GTRY GSTOP GPR/_ETET GREQ GGNT GRF GWF I_HI I_LO GST0 GST GST GROMP GSWING GVREF VG RESERVER & N I_ROMP I_SWING I_VREF REFLK EXTTS# IH_SYN# RSTIN# _T _LK RE RE# GREEN GREEN# LUE LUE# HSYN VSYN REFSET RESERVE0 RESERVE RESERVE RESERVE RESERVE N00 N0 N0 N0 N0 N0 N0 N0 N0 N0 N0 N N N N N N N N N G F F G P J K H F F E H G H G G E G0 G N P R F F J N P R R R E M R HIROMP_MH# WISWING_SPG WIVREF_SPG LK_OT EXTTS# IH_SYN# P_PIRST# S_ S_K S_RE S_RE# S_GREEN S_GREEN# S_LUE S_LUE# S_HS S_VS GMH_REFSET W:S=0/0 R0./F LK_OT [] S_ [] S_K [] 0P S_RE [] S_HS [] S_VS [] R /F-00.V IH_SYN# [0] R 0-00 S_GREEN [] S_LUE [] PIRST# PPROX OHM TRE FROM RESISTOR TO REFSET LL S_RE# S_GREEN# S_LUE# R0.K-00 T R 0-00 PIRST# [,,,,,,,].U-00 R /F-00 WIVREF_SPG R /F.V.U-00 R0 R remove : X R mount : X R./F-00 0./F-00 N these parts when use VO 0.*V (.V) /- % R./F 00/F-00 R.0U-00 GSWING = 0.V /- % GSWING.U-00 PROJET : T Quanta omputer Inc. Size ocument Number Rev ustom MH (GP bus & HU I/F) Friday, February, 00 ate: Sheet of

7 <. <. NER G,G MH (POWER) 0/0:Reverse for test.if VTT_N can use V_ORE,we can remove VTT_N power ckt 0m 0m 000m 0m mils(min) 0mils(min) 0mils(min) 0mils(min) 0mils(min) 0mils(min) 0mils(min) 0mils(min) MH (POWER) ustom Friday, February, 00 Size ocument Number Rev ate: Sheet of VP_P VP_P V_P_V_SM VTT_P VTT_P V_SMYROMPVO V_P_V_FS V_P_ VORE_P V_GP VORE_P VP_P VP_P V_PLL VTT_P._NOUT.V V.VSUS.V.V VTT_N.V.VSUS V V_ORE.V.V_NOUT.V.V.V.V.V VTT_N.V.V.VSUS VTT_N V_ORE.U-00.U-00 U/0V-.U-00.U-00.U-00.U-00 R0 0.U-00.U-00.U-00 0.U-00.U-00 0U/.V-00 0.U-00.U-00.U-00 0U/.V-00.U-00 0.U-00.U-00.U-00.U-00.U-00 0.U-00 0.U-00.U-00.U-00.U-00.U-00 0.U-00.U/0V.U-00.U/0V.U-00 0 U/0V-.U-00 POWER OF SPRINGLE UE SPRINGLE E E F L L M M M M M M M N N N N N N P P P P P R R R R R R E R G G G Y L J J J J K K K K L0 L L L L M0 M M M N0 N N P0 P R T T T T T0 U U U0 V V V0 W W W0 Y Y Y Y Y0 J J J J J K K K K L L L L L Y VTT0 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 VTT VTT VTT VTT V_R0 V_R V_R V_R V_R V_R V_R V_R V_R V_R V_R0 V_R V_R V_R V_R V_R V_R V_R V_R V_R V_R0 V_R V_R V_R V_R V_R V_R V_R V_R V_0 V_ V_GP0 V_GP V_FS0 V_FS V_R V_PLL V_ V_R0 V_R V_R V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V_GP0 V_GP V_GP V_GP V_GP V_GP V_GP V_GP V_GP V_GP V_GP0 V_GP V_GP V_GP V_GP _.U-00 R 0.U-00.U-00.U-00.U-00.U-00 0.U-00.U-00.U-00 0.U-00.U-00.U-00 0.U-00.U/0V.U-00.U-00 L *HI00R00R-00 L 0 T.U-00 0.U-00 0.U-00.U-00.U-00.U-00 GROUN OF SPRINGLE UF SPRINGLE E E0 E E E E E E E E F F F F F0 F F F F F0 F F F G G G G0 G G G G G G G G H0 H H H H H0 H H H H0 H H J J J J J K0 K K K K K0 K K K K K K L L M M M M M M M M M M M M N0 N N N N N0 N N N N N0 N R R R R0 R R R R R R 0 0 E E F F0 F F F F F0 F F F F F F G G G H H H H H H0 H N P P P P P0 P P P P R R R T T0 T T T T T0 T T T T T U U U U V0 V V V V V V V0 V V V V W W W W Y0 H H H0 H H H H J0 J J J J J0 J J J J K K K K K K0 K K K K K L L L L L M M M M M0 M M N N N Y Y Y Y Y0 Y Y Y Y Y U-00 0.U-00.U-00 0.U-00 0U/.V-00 0.U-00 0.U-00.U-00 0.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00 0.U/0V.U-00.U-00.U-00.U U-00.U U-00.U-00.U-00.U-00 0U/.V-00.U-00.U-00.U-00.U-00.U-00 0.U-00.U-00 L 0-00.U-00 0.U-00.U-00.U/0V.U-00.U-00.U-00 Quanta omputer Inc. PROJET : T.U-00.U-00.U-00.U-00 0.U-00 0.U-00.U-00.U-00.U-00.U-00.U-00 V_ORE [,,,,] VTT_N [,] V [,,,0,,,,,,,,,,,,,,,0,,,].VSUS [,,,].V [,0,,,]

8 mils MILS mils Place resistors within inch of IMMS mils.k/f mils MH (R & R ) mils.v mils mils 0.V mils.k/f VTERM_min = SMVREF. 0 mv VTERM_max = SMVREF 0 mv MH (R & R ) ustom Friday, February, 00 Size ocument Number Rev ate: Sheet of SM_S_# M_ SM_QS_ M_0 M_ M 0 M_ M_[0..] M_0 M_ KE_0 SM_M_ M_ M_ M_ M_ M_ M_ M_0 M_ LK_SRM_ M_ M_ M_ M_ M_ M_ M_ M_ SMXROMPVOL M_ SM_QS_ M_ M_ M_ SM_M_ M SMVREF_ M_0 M_0 M_ M_ M_ SM_QS_ M_ M_ KE_ SM_M_0 SM_S_0# M_ M_ M_0 M_ SM_M_0 M_ M_ SM_M_ M_ M_0 M_ M_ M_ LK_SRM_# M_ SM_S_# SM_S_# M_0 M_ SMVREF_ M_[0..] M_ M 0 LK_SRM_# LK_SRM_0 M_ M_ M_ M_ SMVREF_ LK_SRM_ M_0 LK_SRM_0# M_ M_ M_ M_0 _ M_ M_ M_0 M_0 M_ M_ M_ SM_WE_# M_ M_ M_ M_ M_ SM_S_# SM_RS_# SM_M_ SM_M_ M_ SM_RS_# SMYROMP M_ M_ M_ M_ SM_M_ SM_QS_ M_ SMXROMPVOH M_ LK_SRM_0# KE_0 M_ M_ M_ M_ LK_SRM_ M_ SMYROMPVOL SM_QS_ M_ M_ LK_SRM_0 SMYROMPVOH M_ SM_QS_ M_ M_ M_0 M_ M_ M_ M_ M_ SMYROMP SMXROMP M_ M_0 M_ SM_M_ M_ M_ SMXROMPVOH M_ M_0 SM_M_[0..] SM_M_ M_ M_ SM_WE_# M_ M_ KE_ M_ M_ M_ M_ M_ SM_QS_ M_ M_ SM_M_ SM_M_ SM_QS_0 M_ M_ M_ M_ M_ LK_SRM_ M_ M_ SMXROMP SM_QS_ M_ M_ M_ M_ M_ M_ M_0 M_ SM_QS_ SM_QS_ SM_M_ LK_SRM_# SM_QS_ SM_QS_ M_ M_[0..] M_[0..] M_ M_ SM_QS_[0..] M_ SM_M_ M_ M_ M_0 M_ SM_QS_ M_ LK_SRM_# M_ M_ SM_QS_0 M_ M_0 SM_S_0# SM_QS_[0..] SM_M_ M_ M_ M_ M_ M_ M_ M_ SM_M_ M_ M_ M_ M_ SM_QS_ SM_M_[0..] M_ M_ SMYROMPVOH SMYROMPVOL SMXROMPVOL.VSUS.VSUS.VSUS.VSUS.VSUS.VSUS.VSUS R OF SPRINGLE U SPRINGLE J0 E L E L F K G E L K L K J J J E E0 G K L K J E K H G F J J F E0 0 Y E 0 W0 U T V U R P R0 K L0 R R P L K0 H F G N M J G P R R F G G H U0 L J0 G G E J U M J G J E K G L F L J F L J0 E L L E W W W Y U T V W K F G E G G0 F G N N J0 H K L N N0 SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ SMVREF_ SMYROMP SMYROMPVOH SMYROMPVOL SQS_0 SQS_ SQS_ SQS_ SQS_ SQS_ SQS_ SQS_ SM_0 SM_ SM_ SM_ SM_ SM_ SM_ SM_ SM_0 SM_ SM_ SM_ SM_ SM_ SM_ SM_ SM_ SM_ SM_0 SM_ SM_ SM_ SM_ SM_ SM_ SM_ SWE_# SS_# SRS_# S_0 S_ SS_0# SS_# SS_# SS_# SKE_0 SKE_ SKE_ SKE_ SMLK_0 SMLK_0# SMLK_ SMLK_# SMLK_ SMLK_# SMLK_ SMLK_# SMLK_ SMLK_# SMLK_ SMLK_# T T0 R OF SPRINGLE U SPRINGLE P0 P M N M0 L0 L P P M L P L N P M P M L N P L P P P P P M M N M N H G F H G E V V U U T T K K T P L L J H E F K J G F N P P M0 F V M H P P M P0 F W M H J L K N L0 L L N P P J N N L M P P M Y E H Y Y W L0 N M0 P0 K K P N N N K K M L P P E K N L SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ SQS_0 SQS_ SQS_ SQS_ SQS_ SQS_ SQS_ SQS_ SM_0 SM_ SM_ SM_ SM_ SM_ SM_ SM_ SM_0 SM_ SM_ SM_ SM_ SM_ SM_ SM_ SM_ SM_ SM_0 SM_ SM_ SM_ SM_ SM_ SM_ SM_ SWE_# SS_# SRS_# S_0 S_ SS_0# SS_# SS_# SS_# SKE_0 SKE_ SKE_ SKE_ SMLK_0 SMLK_0# SMLK_ SMLK_# SMLK_ SMLK_# SMLK_ SMLK_# SMLK_ SMLK_# SMLK_ SMLK_# SMVREF_ SMXROMP SMXROMPVOH SMXROMPVOL.U/V-00 T.0U-00 T T.U/V-00 T0 T.U/V-00 R0 0.K/F 0.0U-00 T.U/V-00.0U-00.U-00 T T R 0K/F-00 T T 0 U.U/V-00 R 0/F-00.0U-00 T Quanta omputer Inc. PROJET : T T0 T.0U-00 T U R0 0K/F-00 R./F.U-00 T T R 0K/F-00 R0./F.U/V-00 R0./F T R 0K/F-00 0.U/V-00 T R./F.0U-00 0 U R 0.K/F T0 T R 0/F-00 R0 0.K/F T T T U.U/V-00 T T0 T T T R0 0.K/F SM_RS_# [] _ [] KE_ [] LK_SRM_0# [] SM_RS_# [] SM_S_# [] LK_SRM_ [] _ [] SM_S_# [] SM_WE_# [] KE_ [] SM_S_# [] LK_SRM_# [] M_[0..] [] SM_S_0# [] SM_M_[0..] [] _0 [] M_[0..] [] SM_QS_[0..] [] LK_SRM_0# [] SM_S_0# [] SM_M_[0..] [] M_[0..] [] M_[0..] [] LK_SRM_# [] LK_SRM_# [] LK_SRM_# [] SM_QS_[0..] [] LK_SRM_0 [] SM_S_# [] KE_0 [] LK_SRM_ [] SM_WE_# [] LK_SRM_ [] KE_0 [] _0 [] LK_SRM_0 [] LK_SRM_ []

9 IH (PU/PI/IE) V V [] FERR# GRESET PIORY SIORY 0/0:dd for SIORY V FERR# R R 0K-00 R IERST# Q TEU 0-00 R.K-00.K-00 V V R R R 0-00 Q0 MMT0 Q MMT0 0/0: dd for EMI PLK_IH /F-00 PRST# /F-00 SRST# *0P 0/0-0:hange Q from MMT0 to TEU R 0/F-00 [] PLK_IH [,,,] IH_PME# PRST# [0] SRST# [0] [] KG0 [] 0M# [] PU_SLP# [] [] [] [,,] [0..] PLK_IH PIRST# R 0-00 R_PIRST# IH_PME# IGNNE# PUINIT# INTR [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] P0 P P P P P P P P P P0 P P P P P [0] PIOW# [0] PK# [0] PREQ [0] PIOR# [0] PIORY [0] P0 [0] P [0] P [0] PS# [0] PS# [0] IRQ [,,,,,,,] PIRST# P0 P P0 Y P P Y P P P P P P P P P P P P P P Y P0 P P P0 P P P P Y P P P P P PIOW# PK# PIOW# PREQ PK# PIOR# PREQ PIORY PIOR# P0 PIORY P P0 P P PS# P PS# PS# Y IRQ PS# Y IRQ PIRST# PIRST# J J G K H H J J K F M H L G K G G L P H N N E P N F P F P N V V U KG0 T 0M# 0GTE V PU_SLP# 0M# P IH_FERR# PU_SLP# U IGNNE# FERR# R PUINIT# IGNNE# R INTR INIT# U INTR 0 *P PU IH PI IE /E0# /E# /E# /E# FRME# IRY# TRY# EVSEL# STOP# PR PERR# PLOK# SERR# REQ0# REQ# REQ# REQ# GNT0# GNT# GNT# GNT# PIRQ# PIRQ# PIRQ# PIRQ# PIRQE# PIRQF# PIRQG# PIRQH# REQ# REQ# REQ# GNT# FPK# SWPLNK /0:hange U0 pin from VSUS to V_(prevent PIRST# low can't pull low = 0.V) V_ U0 W V Y Y GN Y NMI NMI R RIN# RIN# P SERIRQ SERIRQ F V SMI# SMI# T STPLK# STPLK# P0 PM_PRSLPVR (PRSLPVR) R PSLP# (PSLP#) /E0# /E# /E# /E# FRME# IRY# TRY# EVSEL# STOP# PR E J N M M E L E F PERR# K PLOK# L SERR# L REQ0# REQ# REQ# REQ# GNT0# GNT# GNT# GNT# PIRQ# PIRQ# PIRQ# PIRQ# GPIO/PIRQE# GPIO/PIRQF# GPIO/PIRQG# GPIO/PIRQH# GPI0/REQ# PILK GPIO0/REQ# PIRST# REQ#/GPI/REQ# PME# GPO/GNT# GPIO/GNT# GNT#/GPO/GNT# E E E E S0 S0 S S S S S S S S S S S S 0 S S 0 Y S S S S S0 S0 0 S S S S S S S S S S SIOW# SIOW# Y SK# SK# W0 SREQ SREQ Y0 SIOR# SIOR# Y SIORY SIORY Y W S0 S0 W S S W S S V SS# SS# V0 SS# SS# Y IRQ IRQ 00.U-00 FRME# [,,] IRY# [,,] TRY# [,,] EVSEL# [,,] STOP# [,,] PR [,,] PERR# [,] PLOK# [] SERR# [,,] REQ0# [] REQ0 : LN REQ : PMI REQ# [] REQ# [] REQ : REQ# [] REQ : MINI No need pull up No need pull up GNT0 : LN GNT : PMI GNT : GNT : MINI PIRQ# : VG PIRQ# : LN PIRQ# : PMI PIRQ# : PIRQE# : MINI PI PIRQF# : MINI PI /0:hange U0 GRESET# from pin to pin,rename to GRESET GRESET 0 *P NMI [] RIN# [] SERIRQ [,,,] SMI# [] STPLK# [] T T /E0# [,,] /E# [,,] /E# [,,] /E# [,,] GNT0# [] GNT# [] GNT# [] GNT# [] PIRQ# [] PIRQ# [] PIRQ# [,] PIRQ# [] PIRQE# [] PIRQF# [] T T T S0 [0] S [0] S [0] S [0] S [0] S [0] S [0] S [0] S [0] S [0] S0 [0] S [0] S [0] S [0] S [0] S [0] SIOW# [0] SK# [0] SREQ [0] SIOR# [0] SIORY [0] S0 [0] S [0] S [0] SS# [0] SS# [0] IRQ [0] PI Pullups IRQ V 0 PERR# SERIRQ EVSEL# IRQ PLOK# IRY# SERR# RP.K-0PR REQ# V 0 REQ# REQ# STOP# REQ# REQ0# TRY# REQ# RP.K-0PR PIRQ# V 0 PIRQ# PIRQ# REQ# PIRQ# FRME# RP.K-0PR PIRQE# PIRQF# PIRQG# PIRQH# RIN# KG0 R0 R R R V.K/F-00.K/F-00.K/F-00.K/F-00 R 0K-00 V R 0K-00 V POWER Vcore :.m.v : 0. VSUS : 0. VSUS : 0u V : 0u.V : 0. RT : u Size ocument Number Rev ustom IH (PU/PI/IE) ate: Friday, February, 00 Sheet of V V V PROJET : T Quanta omputer Inc.

10 IH (US/HU/LP/) *0K-00 *0K-00 US 0 to ard Reader V US to M /0:PSPK(functional strap) US,,, to SYSTEM IH_THRM# R.K-00 H:No Reboot Mode US, to Reverse 0MIL TRE/ MIL SPE PSPK R *K-00 L:Normal Mode U R SYSUSP0 USP /F-00 HISWING_IH [] SYSUSP0 _SOUT /:_SOUT(functional strap) SYSUSP0- USP0P USPP USP [] R *.K-00 USP- [] SYSUSP0- SYSUSP USP0N USPN USP- [] USP H:Safe Mode [] SYSUSP 0.*V (.V) /- % S_LON SYSUSP- USPP USPP USP [] R 0K-00 USP- L:Normal Mode [] SYSUSP- SYSUSP USPN USPN USP- [] USP [] SYSUSP VR_PWRGOO SYSUSP- USPP US USPP USP [] R.K-00 USP U-00 [] SYSUSP- SYSUSP USPN USPN USP- [] 0 USP R.U-00 [] SYSUSP GPIO SYSUSP- USPP USPP USP [] R 0K-00 USP- /F-00 [] SYSUSP- 0 USPN USPN USP- [] HIVREF_IH V_S USO0# O# [] USO0# O0# GPI/O# T O# 0.*V (.V) /- % USO# O# GPI0/O# O# [] O# [] USO# SUS# R *0K-00 O# GPI/O# T0 O# TLOW# O# GPI/O# TLOW# [] SS SUS# R *0K-00 R 0 0 /F.U-00.0U-00 SLP_S# R0 *0K-00 LK_US IH USRIS F R./F-00 [] LK_US /:dd R0 for SLP_S# pull high HI[0..0] LK USRIS# V_S [] HI[0..0] HI0 H0 HIST 0/0:dd for EMI RESISTOR IVIER PLUS HI HI0 HI_STF K HIST# HIST [] H LK_IH RI# HI HI HI_STS J HIST# [] R.K-00 J0 P PLE T MIPOINT R 0K-00 KSMI# HI HI H R./F OF US. TWO OTHER PS HI HI HIROMP N.V M R 0K-00 PM_PME# HI HI M L0 HISWING_IH PLE E T MH N R 0K-00 PLK_SM HI HI HI_VSWING N *0P PT_SM HI HIVREF_IH IH USE 0MIL TRE, R 0K-00 HI M0 HU LINK HI HI HIREF L L ISOLTE W/ MIL SPE HI HI J LK_IH HI0 HI HI_LK N LK_IH [] K R *0K-00 NSWON# R./F HI HI0 G R 0K-00 SMLINK0 HI 0/0:hange,0 value from R0 0K-00 SMLINK L0 LFRME# LINKLERT# [,,] L0 T 0P to P(for Xtal precision) 0/:hange R,R from -00 to L L0 LFRME# T R U LP_RQ0# LFRME# [,,] R 0K-00 SYS_RESET# [,,] L L L LRQ0# LP_RQ0# [] R 0K-00 LP_RQ# LK_KX USO0# 0-00(for Transition time) [,,] L R R R *0K-00 L L U LP GPI/LRQ# LP_RQ# [] USO# [,,] L R *0K-00 L LK_KX R0 0K-00 O# _SYN R 0-00_SYN_ LK_KX O# [,] _SYN R0 0K-00 _RESET# _SYN RTX LK_KX Y O# [,] _RESET# R0 0K-00 _SOUT R 0-00_SOUT RST# RTX RTRST#.KHZ/0PPM-M-0 O# [,] _SOUT _SIN0 _SOUT RTRST# RTRST# [] R0 0K-00 E R [,] _SIN0 VRT _SIN _SIN0 &RT VRT [] _SIN _SIN _SIN 0 0M/F _SIN _ITLK R0-00_ITLK SIN.U-00 _ITLK [,,] _ITLK _IT_LK U/0V 0 _SIN PLK_SM R F-ET- P P [,] PLK_SM _SIN PT_SM SMLK GPI/(GPUSY#) F-ET- [] U RT_SENSE# R 0K-00 [,] PT_SM SMLINK0 SMT GPI RT_SENSE# [,] V_S Y KSMI# R 0K-00 _SIN0 SMLINK SMLINK0(K) GPI KSMI# [,] PM_PME# LINKLERT# SMLINK() GPI/SMLERT# V W SWI#_ -SWI IH_PWROK LINKLERT# GPI -SWI [] W SI#_ SS -SI PSPK PWROK GPI -SI [] E U THERM_EEP SS [] PSPK RI# SPKR MIS GPO/(STP_PI#) S_LON T T0 R *0-00 [,] RI# NSWON# RI# GPO/(SLP_S#) S_LON [,] Y U RNOM-LE- R R R R [] NSWON# SUSLK PWRTN# GPO0/(STP_PU#) RNOM-LE- [] Y R GPO T SUSLK GPO/(_STT#) T R 0K-00 GPO V_S U0 R 0K-00 SUS_STT# TP0/(TLOW#) GPO/(PUPERF#) V F GPO [,] SUS_STT# SUS# SUS_STT#/LPP# GPO/(SSMUXSEL) T W GPIO [] SUS# SLP_S# GPIO/(LKRUN#) /:dd R(S0000J0) U W GPIO T R 0-00 [] SUS# SLP_S# R SLP_S# GPIO V GET-MIL- T SYS_RESET# SLP_S# GPIO GET-MIL- [] R 0-00 U W SPKOFF# [] R# VR_PWRGOO SYS_RESET# GPIO R0 T PNEL_I0 T [] VR_PWRGOO PWRG_PU VRMPWRG/(VGTE) GPIO P G PNEL_I PNEL_I0 [] [] PWRG_PU THERMTRIP PUPWRG/GPO GPIO T F PNEL_I PNEL_I [] R 0-00 [,] THERMTRIP# IH_THRM# THRMTRIP# GPIO PNEL_I [] [] IH_THRM# T RSMRST# THRM# 0 INTVRMEN R 0K/F M_IH RSMRST# INTVRMEN INTRUER# VRT F0 Y R M-00 [] M_IH LK INTRUER# VRT N ST0TXP 0 STTXP T ST0TXN ST0TXP STTXP 0 STTXN T T0 ST0RXN ST0TXN STTXN STRXN T T ST0RXP ST0RXN STRXN STRXP T T ST0RXP ST STRXP T HLK_IH Y STRIS R./F [] HLK_IH HLK_IH# LK00P STRISP [] HLK_IH# LK00N STRISN Y 0 IH_LN_RST T IH_LN_RX0 LN_RSTSYN 0 E0 IH_LN_LK T IH_LN_RX LN_RX0 LN_LK T IH_LN_RST# R 0-00 RSMRST# T IH_LN_RX LN_RX LN_RST# T IH_LN_TX0 LN_RX IH_EES T IH_LN_TX LN_TX0 LN & EEPROM EE_S 0 T E IH_EESK T0 IH_LN_TX LN_TX EE_SHLK T IH_EEO T /0:hange to R LN_TX EE_OUT T IH_EEIN EE_IN T V_S V_S R V GPIO R *0-00 LKRUN# LKRUN# [,,,,,].U-00 U *.U-00 W 00K-00 V R U Y Y -RSMRST S_ON *SH0 S_ON [,0] SS R0 *0-00 GN Y IH_PWROK V IH_SYN# [] RSMRST# O PWROK G PWROK [,] *0K-00 *0K-00 0K-00.V /:hange R from 00k to 0k 0K-00 R.U-00 R 0-00 *0K-00 R /:dd R for IH_PWROK Size ocument Number Rev ustom IH (US/HU/LP/) ate: Friday, February, 00 Sheet 0 of PROJET : T Quanta omputer Inc.

11 < 0. < < 0m IH POWER < 0. (mils) (mils) IH POWER ustom Friday, February, 00 Size ocument Number Rev ate: Sheet of VREF_RUN VREF_SUS.V.V V V_S V.V V V_S V_S.V V_ORE VSUS V VPU RV R K/F-00 0.U-00 RV.U-00 U/0V.U-00.U-00.U-00.U-00.U-00 0.U-00.U-00.U-00.U-00.U-00 0U/.V-00.U-00.U-00.U-00.U-00.U-00.U U-00 GN U IH E E E0 E E F F G0 G H H J J J K K K0 K K L0 L L L L L L L M M M M M M M N N N N N0 P0 P P P P P P R R T T T U V V W W Y0 Y Y Y Y U-00.U-00.U-00 U/0V.U-00.U-00 POWER U IH F G H K L M0 N0 P R V W W W 0 G G E E F0 F E E U V F F F K W E K0 K K L P R0 R H J K M N N E F F W R W W0 W W W W E F Y F F R R T G K M H P V 00 V 0 V 0 V 0 V 0 V 0 V 0 V 0 V 0 V 0 V 0 V V V V V V V VSUS 00 VSUS 0 VSUS 0 VSUS 0 VSUS 0 VSUS 0 VSUS 0 VSUS 0 VSUS 0 VSUS 0 VSUS 0 VSUS VSUS VREF_0 VREF_ VREF_SUS V 00 V 0 V 0 V 0 V 0 V 0 V 0 V 0 V 0 V 0 V 0 V V V V V V V V V V 0 V V V VSTPLL_0 VSTPLL_ VUSPLL V VSUS 0 VSUS VSUS VSUS VSUS VSUS V_PU_IO_0 V_PU_IO_ V_PU_IO RSV _FILT FILT FILT FILT FILT FILT FILT FILT FILT FILT_0 _FILT FILT FILT FILT FILT FILT_.U-00.U-00 0.U-00.U-00 R0 *K/F-00 0.U-00.0U U/.V-00.U-00.U-00.U-00.U-00 0U/.V-00 0.U-00 0.U-00.U-00 R K/F-00 0.U-00 RV U/0V.U-00.U-00.U-00 Quanta omputer Inc. PROJET : T.U U/.V-00.U-00 0U/.V-00.U-00.U-00.U-00.U-00 0.U-00 0.U-00 0.U-00.U-00.U-00.U-00.U-00 0.U-00.U-00.U-00.U-00 0.U-00 0U/.V U/.V-00 0U/.V-00 0.U U-00.U-00

12 lock Generator 0/:Operating Supply urrent Max:0m FS 0 FS 0 MHZ HOST LOK 0 K-00 V R0 R *K-00 0 PU 00MHZ HOST LOK MHZ HOST LOK 00MHZ HOST LOK K-00 R0 R *K-00 HSEL0 HSEL FS_ FS_ V L 0/0:hange, value from P to P(for Xtal precision) P-00 XIN V LK_V making the IREF.m R /F-00 IREF R0 0.U/0V-00 R 0 0 (mils) LK_V K_PWN# STP_PI# STP_PU# PM_VGTE# PLK_SM PT_SM HSEL0 HSEL LK_V LK_V.U-00.U-00.U-00.U-00.U-00 0U/.V-00.U-00.U-00.U-00 *M/F-00 PY00T-00Y-S P-00 R [0,] PLK_SM [0,] PT_SM [,] HSEL0 [,] HSEL.U U IS XTL_IN Y.MHZ-SX0G XOUT XTL_OUT SLK ST FS_ FS_ V_REF V_PI_ V_PI_ V_SR V_V V_PU_ V_PU_ IREF LK_MV V_ V_ PWRWN# PI_STOP# 0 PU_STOP# VTT_PWRG# 0 (mils) V_KG K-0 _.U-00 SR _IREF PY00T-00Y-S L 0U/.V-00 REF_ REF_0 PU PU# PU PU# PU0 PU0# 0 SR SR# V_0 V_ V_ V_ VH/V_ PIF_0 PIF_ PIF_ PI_0 PI_ PI_ PI_ PI_ PI_ PI_ OT_MHZ US_MHZ 0 M_REF_ M_REF_0 R_HLK_PU R_HLK_PU# R_HLK_MH R_HLK_MH# R_HLK_IH R_HLK_IH# R_LK_MH R_LK_IH R_LK_GP R_PLK_IH R_PLK_SIO R_PLK_MINI R_PLK_ R_PLK_PM R_PLK_LN R_PLK_ R_PLK_J R_LK_OT R_LK_US V R./F-00 R0./F-00 R0./F-00 R0./F-00 R0./F-00 R0./F-00 R /F-00 R /F-00 R /F-00 R /F-00 R /F-00 R /F-00 R R R R0 R R R R R R R R R R R /F-00 /F-00 /F-00 /F-00 /F-00 /F-00 /F-00 /F-00 /F-00 /F-00 /F-00 /F-00 /F-00 /F-00 /F-00 LK_MH LK_IH LK_GP PLK_IH PLK_SIO PLK_MINI PLK_ PLK_PM PLK_LN PLK_ PLK_J 0/:hange R from /F-00 to /F-00(skew issue) M_REF_ R0 M_SIO M_IH HLK_PU HLK_PU# HLK_MH HLK_MH# HLK_IH HLK_IH# LK_OT LK_US /F-00 M_SIO [] M_IH [0] HLK_PU [] HLK_PU# [] HLK_MH [] HLK_MH# [] HLK_IH [0] HLK_IH# [0] PLK_IH [] PLK_SIO [] PLK_MINI [] PLK_ [] PLK_PM [] PLK_LN [] PLK_ [] PLK_J [] L0_XI [] LK_MH [] LK_IH [0] LK_GP [] LK_OT [] LK_US [0] LK_V R K-00 R0 K-00 R K-00 K_PWN# STP_PI# STP_PU# LK_V 0K-00 R0 PM_VGTE# [,] VVIOK VVIOK 0-00 R Q MMT0 L0_XI M_SIO M_IH HLK_PU HLK_PU# HLK_MH HLK_MH# HLK_IH HLK_IH# *0p-00 *0p-00 *0p-00 *0p-00 *0p-00 0 *0p-00 *0p-00 *0p-00 *0p-00 PLK_PM PLK_ PLK_SIO PLK_LN PLK_MINI PLK_ PLK_IH PLK_J *0p-00 *0p-00 *0p-00 0 *0p-00 *0p-00 *0p-00 *0p-00 *0p-00 LK_GP LK_IH LK_MH LK_US LK_OT *0p-00 *0p-00 0 *0p-00 *0p-00 *0p-00 Size ocument Number Rev ustom lock Generator ate: Friday, February, 00 Sheet of PROJET : T Quanta omputer Inc.

13 /: dd R pull GP_PERR# to GN GP_ST0_R GP_ST0#_R [] GST0 0 R 0-00GP ST0 _ST0# 0 GST0# [] GP_ R 0-00 GP_ GP_ GP_ GP_ GP_ GP_0 PLE LOSE TO ONNETOR R_VREF_X_OUT 0 GVREF VREFG VREFG GVREF [].V EXT_R R GN GN G EXT_G [] EXT_R EXT_ R G EXT_G [] HSYN EXT_HSYN [] EXT_ EXT_VSYN VSYN Hsync EXT_HSYN [] T EXT_T [] EXT_VSYN EXT_LK LK Vsync RTT EXT_T [] Y EXT_Y [] EXT_LK 0 EXT_ RTLK Y/Green 0 EXT_Y [] VS EXT_VS 0/0:hnage from L_ON to.v [] EXT_ /Red omposite/lue EXT_VS.V PNEL_I0 L_ON LJ VJ [] 0P-00 [0] PNEL_I0 PNEL_I LI0 LON LON [] PNEL_I R 0/0:hange from SUSON to V [0] PNEL_I LI WLLE# PNEL_I [0] V SUSON GN R /F-00 [,,0,,] MINON MINON GP [] GP_PG HWPG /F-00 VSUS/00m R_VREF_X_OUT # VSUS/00m T 0 # 0 0/0:hange from GPET- to TP NV: R GP(QT0-) V.V /F-00 R.V Q /F-00 L Panel VORE(.V) 0.U-00 SI00.U-00 0P-00 PNEL_I R 0K-00 PNEL_I0 EXT_R L 0-00 R R 0K-00 EXT_ L 0-00 V PNEL_I EXT_VSYN L 0-00 VSYN R 0K-00 EXT_LK L 0-00 LK 000P-00 EXT_G L 0-00 G EXT_ R 0-00 PROJET : T EXT_HSYN L 0-00 HSYN 000P-00 EXT_T L 0-00 T Quanta omputer Inc. EXT_Y R 0-00 Y 0 000P-00 EXT_VS R 0-00 VS Size ocument Number Rev ustom 0/ VSUS HNGE TO V GP X OUT INTERFE GP_PLUG: HI: USE INTERNL GRPHI LO: USE EXTERNL GRPHI 00.0U-00 GPET- : HI use V board (.V) R0 GPET- : LO use VG board (.V) ON 0K-00 GPET- V OVRNT# TYPEET# GPET- [] RT_SENSE# GN GN [0,] RT_SENSE# GP_INT# Reserved G_GPX_ET# V PIRQ# LK_GP INT# INT# PIRQ# [] PIRST# [] LK_GP GREQ# LK RST# PIRST# [,,,,,,,] GGNT# [] GREQ# GP_ST0 REQ# GNT# GGNT# [] GP_ST GP_ST ST0 ST GRF# ST M_GPX_ET# PIPE- V GI_HI [] GRF# RF# PIPE# 0 0 R *0-00 GI_HI GN GN GWF# [] GI_HI GP_S0 Reserved WF# GWF# [] GP_S GP_S S0 S GP_S GP_SST_R S S GP_SST#_R [] GSST R 0-00GP_S S_ST S_ST# GSST# [] GP_S R 0-00 GP_S S S GP_S S S <" (") GP_ GN GN GP_0 :0 (/-/ <) GP_ 0 GP_ STROE GP_ 0 0 GP_ ::0:: GP_ GP_ 0/0: dd for EMI GP_ST_R GP_ST#_R [] GST R0 0-00GP ST _ST# GST# [] GP_E# R 0-00 /E# LK_GP " SXG " XG L I S PNEL_I 0 L I S PNEL_I L I0 S PNEL_I0 GIRY# GEVSEL# GI_LO GP_PERR# GP_SERR# GP_E# GP_ GP_ GP_0 GP_ GP_ST[0..] GP_S[0..] GP_[0..] GP_E#0 GP_E# GP_E# GP_E#.U-00 GFRME# GTRY# GSTOP# PI_PME#_R GPR GP_ GP_ GP_ GP_ GP_E#0 V 0/0:hange R value from -00 to 0-00 [0,,] MINON_ /: dd switch for GP card /: GPET- used for GET- (GP X) GP_ GP_ GP_ GP_0 GP_ GP_ GP_E# GP_ 0 *0P [] GIRY# [] GEVSEL# [] GI_LO R0 0K-00.V R.K-00 [] [] ST[0..] S[0..] [] G[0..] [] GE0# [] GE# [] GE# [] GE# 0 /E# GN IRY# EVSEL# Reserved PERR# SERR# GN0 /E# 0.U-00 0.U-00 0 GN FRME# TRY# STOP# PME# PR GN /E#0 0 P R 0-00 GFRME# [] GTRY# [] GSTOP# [] IH_PME# [,,,] GPR [] [,] PIRQ# ate: Friday, February, 00 Sheet of E E /: hange R to /F-00, R to /F-00 for GP X = 0.V GP SLOT R 0-00 GP_INT#

14 0 mil [] VFN / Output MUX_HSYN MUX_T RT_MUX_R RT_MUX_G RT_MUX_ /: dd RT level shift MUX_VSYN R.K-00 V R MUX_LK R0.K-00 V R.K-00.K-00 Q N00E V Q N00E V FN ontrol V W:S=./0 RT 0 mil [] FNON R 00K-00 VFN 0 mil PWM Output R -00 Q N00E Q N00E R -00 R 00K-00 R -00 VFN.u P-00 0 mil /:hange L,L,L value from K0LL0 to K0LL for EMI solution.u/v 0 MIL 0 MIL V_RT V_RT V_RT R00 L FMJ0HS0NT F MINI_PS W:S=/ L LM0SN L LM0SN RT_R /:dd L,L0,L,0,0,0 for RT filter /:L place 0 degrees difference with L,L 0/:hange R,R,R,R from S0J00 to S00J00(Meet different L specs) R K-00 R K-00 R K-00 R K-00.u P P-00 L0 L RTVSYN RTHSYN V RTLK V RTT LM0SN LM0SN P-00 0 mil 0 mil R VFN_TL U LM 0 mil 0 mil R 00K-00 V mil RT PORT /:dd ON,ON,R,R,R,R,R,R for prevent RT flicker *.u-00 P-00 RT_MUX_ R 0-00 RT_MUX_G R 0-00 RT_MUX_R R 0-00 ON RT_MUX_ RT_MUX_G RT_MUX_R *RT-ON(-00) /:Place near RT ON ig FN for PU VFN_TL=VFN(R/R) VFN R K/F L L P-00 - R [] K V FNSIG LM0SN LM0SN 0P-00 0P-00 MUX MUX_G_ MUX_R_ RT_G RT_ 0P-00 TP R 0-00 R 0-00 MUX_ MUX_G MUX_R mil Q 0u/0V-00 TEU mil FN_T *RT-ON(-00) /:Place near multiplex(u) 0 Q SIV R 0-00 V Small FN for Power VFN_TL=VFN(R/R0) FN PWR ON RT(SUYIN-S-GT) MUX_ W:S=./0 MUX_G W:S=./0 MUX_R W:S=./0 ON *0P-00 R0 *0P-00 VFN V R 0K *0P-00 *.u-00 K/F V RTHSYN RTVSYN RTLK *0P-00 - R 0K RT_SENSE# H0H-0 RTT [] GPET- [] GPET- [] EXT_R [] S_RE [] EXT_G [] S_GREEN [] EXT_LK [] S_K [] EXT_T [] S_ U LM R K V FNSIG 0 mil VFN_TL R 0 dd multiplexer for RT and TV swap U MUX_R MUX_G MUX_LK MUX_T 0u/0V p-00 RT_SENSE# [0,] S V 0 E# 0 Y 0 Y 0 Y 0 GN PIQ S=0: Y=Ix0 S=: Y=Ix EXTERNL INTERNL Video N RT MUXE SIGNLS U0 S V 0 E# 0 Y 0 Y 0 Y 0 GN Y PIQ V mil Q SIV mil Q TEU FN PWR mil mil R 00K-00 FN_T Y V MUX_ V MUX_HSYN MUX_VSYN.0U-00.0U P P-00.0U P-00 EXT_ [] S_LUE [] V V EXT_HSYN [] S_HS [] EXT_VSYN [] S_VS [] L-LI (mils) R 0K-00 VSUS [,] LI# LI# R00 R00 S_LON [0,] LI SWITH SIGNL LON [] /: hange two pin slots to one pin slot ( for big fan, for small fan) FN_T FN PWR FN_T FN PWR ON FN(MLX--00) PROJET : T Quanta omputer Inc. Size ocument Number Rev ustom RT,L LI,LON & FN ONTROL ate: Friday, February, 00 Sheet of

15 addr = 00000b addr = 0000b RVREF GEN. & EOUPLING LOK 0,, KE_0,KE_ SMbus address 0 LOK,, SMbus address KE_0,KE_ R HNNEL IMM 0 R HNNEL IMM 0 0/:Reverse for debug 0/:Reverse for debug 0/:Reverse for debug 0/:Reverse for debug POWER:.VSUS : SMR_VTERM :. 0/:,0 no mount 0/:hange 0, P/N to HKMJ R SRM IMM & IMM ustom Friday, February, 00 Size ocument Number Rev ate: Sheet of SM_QS_[0..] WP M_ SM_QS_[0..] SM_QS_0 SM_M_ WP M_ SM_S_# LK_SRM_ M_[0..] M_ SM_QS_ SM_M_ RVREF M_ M_ LK_SRM_ PT_SM M_0 M_ SM_QS_ SM_M_ SM_RS_# M_0 SM_M_ SM_QS_ SM_M_0 SM_M_[0..] LK_SRM_# _ SM_M_ M_ SM_M_ M_ GN SM_QS_ LK_SRM_0 M_ SM_QS 0 LK_SRM_0# M_ SM_QS_ SM_M_ PLK_SM LK_SRM_# M_ SM_QS_ SM_WE_# M_ M_ SM_M_ KE_ M_ M_ M_ M_ M 0 M_ SM_QS_ M_ M_ M_ SM_S_# M_ M_0 SM_QS_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ SM_M_ M_ M_ SM_M_ M_ M_0 M_0 M_ SM_QS_ M_ M SM_QS_ M_ M_ M_ M_ M_ M_ SM_M_ SM_WE_# M_ M_ SM_M_ M_ M_0 M_ M_ M_ M_ M_ SM_M_ SM_RS_# SM_S_# M_ M_ M_ M_ M_ M_ SM_M_0 SM_M_ M_ M_ M_ M_ SM_S_0# M_ M_ M_0 M_ M_ SM_QS_ M_ M_0 M_ M_0 KE_0 M_ M_ M_ M_ M_0 M_ M_ SM_QS_0 SM_QS_ M_ SM_QS_ M_ M_ M_ M_ LK_SRM_# LK_SRM_# _ KE_ SM_S_# KE_0 M_[0..] SM_WE_# LK_SRM_0 LK_SRM_ SM_M_[0..] _0 LK_SRM_0# SM_RS_# SM_QS_[0..] SM_S_0# LK_SRM_ SM_S_# SM_RS_# SM_QS_[0..] _0 SM_S_# M_[0..] PLK_SM KE_ M_[0..] PT_SM SM_S_0# KE_0 LK_SRM_0# SM_M_[0..] LK_SRM_ LK_SRM_ SM_S_# LK_SRM_0 LK_SRM_# LK_SRM_# _ SM_WE_# M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_[0..] M_ M_0 M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_[0..] SM_M_[0..] M_[0..] SM_M_0 M_ SM_M_ M_ M_ SM_QS_ M_ M_ M_ M_ M SM_QS_ M_ M_0 KE_ M_ M_ M_ M_ SM_S_# M_ M_0 SM_M_ M_ M_ SM_M_ M_ M_0 M_ SM_M_ M_ M_ M_ M_0 M_ M_ SM_QS_0 M_ M_0 M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ SM_QS_ M_ M 0 M_ SM_RS_# SM_QS_ M_ M_[0..] M_ M_ M_ M_ M_ M_ SM_M_ KE_0 M_ SM_WE_# M_ SM_QS_ M_ M_ M_ M_0 M_ M_0 SM_QS_ M_ M_ M_ M_ M_ M_ M_ SM_QS_ SM_M_ M_ M_0 M_ M_ M_ SM_S_# M_ M_ M_ M_ M_ SM_M_ M_ SM_S_0# M_ M_ M_ M_ M_ SM_QS_ SM_QS_ M_ M_ M_ M_ M_ KE_ M_ M_ M_ M_ M_0 SM_WE_# M_0 M_ M_ SM_M_ SM_M_ M_ M_ M_ M_ M_ M_ M_ PLK_SM SM_M_0 M_ M_ M_ M_ LK_SRM_# SM_QS_ KE_0 LK_SRM_0 M_0 M_ M_ M_ M_ SM_M_ M_ M_0 LK_SRM_ LK_SRM_# M_ PT_SM SM_QS_0 M_ M_ M_ M_ M_0 WP SM_QS_ M_ M_ M_ M_ M_ M_ M_ SM_M_ LK_SRM_0# M_ M_ M_ M_ M_ M_ M_ RVREF LK_SRM_ SM_QS_ M_ M_0 M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ SM_QS_ M SM_M_ M_ M_ M_0 M_0 M_ M 0 SM_M_ SM_S_# M_ SM_QS_ RVREF SM_RS_# SM_M_ SM_S_# SM_S_0# SM_S_0#_R SM_S_#_R SM_S_0# SM_S_0#_R KE_ KE_0 SM_S_#_R SM_S_#.VSUS.VSUS.VSUS SMR_VTERM.VSUS.VSUS.VSUS.VSUS.VSUS.VSUS.VSUS.VSUS.VSUS SMR_VTERM V.VSUS.U-00 RN X- RN X- 0.U-00.U-00.U-00.U-00 RN X- RN X-.U-00 ON R IMM(-000) VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ V V V V V V V V V VREF VI Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q WE# S# RS# K0 K0# KE0 KE S0# S# M0 M M M M M M M M S0 S S 0 QS0 QS QS QS QS QS QS QS QS N(RESET#) S SL VSP WP N N(S#) N N N(S#) N(FETEN) N K K# K K# RN X- RN X- RN X-.0U U-00 RN X-.U-00 R 0K-00 RN X-.0U-00.U-00.0U-00 RN X- RN X- RN X-.0U-00 R U-00.U-00.U-00.U-00 RN X-.U-00.U-00.U-00 0.U-00 RN X-.U-00 0.U-00.0U-00 RN X-.U-00.0U-00 RN0 X-.U-00 0.U-00 RN0 X-.U-00 R 0-00.U U-00.0U-00.0U-00 RN X-.0U-00 RN X- RN X-.U-00.U-00.0U-00.U-00.U-00.0U-00 R 0-00 RN X- RN X-.0U-00 RN X- RN X-.U-00.U-00.U-00 0.U-00.0U-00 0.U-00 RN X-.U-00.U-00.0U-00.U-00.0U-00 0 *00U/0V- R 0-00 RN X-.U-00 RN X- R /F-00 RN X-.0U-00.U-00 R /F-00.U-00 *00U/0V- 0.U-00 RN X- RN X- RN X- R 0-00 RN X- RN X-.U-00 R 0-00 RN X-.U-00 0U/V-.U U-00 0.U-00 RN X- RN X-.U-00.U-00.U-00 RN X- R.K-00.0U-00 RN X- RN X- RN X- R 0-00 RN X- RN X-.U-00.U-00.U-00 Quanta omputer Inc. PROJET : T RN0 X- RN0 X- RN0 X- 0 0U/V- RN X- RN X-.U-00 RN X-.U-00 R 0-00 ON R IMM(-000) VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ V V V V V V V V V VREF VI Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q WE# S# RS# K0 K0# KE0 KE S0# S# M0 M M M M M M M M S0 S S 0 QS0 QS QS QS QS QS QS QS QS N(RESET#) S SL VSP WP N N(S#) N N N(S#) N(FETEN) N K K# K K# RN X- RN X-.0U-00.U-00.U-00 R 0-00 RN X-.U-00.U-00 RN X- SM_S_# [] KE_0 [] _0 [] SM_RS_# [] LK_SRM_0# [] LK_SRM_ [] LK_SRM_ [] SM_WE_# [] _ [] LK_SRM_# [] SM_QS_[0..] [] SM_S_# [] SM_S_0# [] SM_S_# [] SM_M_[0..] [] LK_SRM_# [] LK_SRM_0 [] KE_ [] M_[0..] [] LK_SRM_# [] LK_SRM_0# [] LK_SRM_# [] _ [] PT_SM [0,] LK_SRM_ [] SM_S_0# [] SM_S_# [] M_[0..] [] LK_SRM_ [] PLK_SM [0,] _0 [] SM_RS_# [] KE_0 [] SM_QS_[0..] [] KE_ [] LK_SRM_0 [] SM_M_[0..] [] SM_WE_# [] SM_S_# [] M_[0..] [] M_[0..] [] SM_RS_# []

16 R & Resister terminator R HNNEL & RESISTOR TERMINTION SSTL- TERMINTION RESISTORS ustom Friday, February, 00 Size ocument Number Rev ate: Sheet of SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM SMR_VTERM.U-00.U-00.U-00.U-00 0.U-00 0.U-00.U-00.U-00 0.U-00.U-00.U-00.U-00.U-00.U-00 0.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00 0.U-00.U-00.U-00.U-00.U-00 0.U-00 0.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00 0.U-00.U-00.U-00.U-00 0.U-00.U-00.U-00.U-00.U-00.U-00 0.U-00.U-00 0.U-00 0.U-00.U-00.U-00 0.U-00.U-00 0.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00 Quanta omputer Inc. PROJET : T.U-00.U-00.U-00.U-00.U-00 0.U-00.U-00.U-00 0.U-00.U-00.U-00.U-00.U-00.U-00.U-00 0.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00.U-00 R_VTT [,,]

17 US PORT /: Remove common mode choke (ML, ML) to short VSUS [0] USO0# /: elete R & change R from 0 to 0K-00 [0] USP- [0] USP [0] USP- [0] USP 0P-00 0P-00 0P-00 USP- USP USP- USP ON_USP- ON_USP R0 *0 R0 *0 0/0:M choke co-layout with resister USP0- USP0 SYSUSP SYSUSP- GN GN GN GN PORT-V PORT-- PORT- PORT-GN US(SUYIN) -0GXT-P-V ML *PLWS00SQ US US- 0 US0- US0 [0] SYSUSP- [0] SYSUSP USP- USP ML RFMF0MT ON_USP- ON_USP ML RFMF0MT ML *PLWS00SQ ML0 RFMF0MT /: hange F, F from fuse VSUS_IN VSUS_OUT /: hange, from VSUS_IN VSUS_OUT VSUS L K0HS00 F POLY SWITH-. (0) L K0HS00 F POLY SWITH-. (0) to poly switch (SM0P0TS) TU/.V to 00U_V (SM0P0TS) U U 00U_V 0 MIL [0] USO# 0 mils 0/:hange footprint from -0GXT-P-V R 0K U_V R 0K-00 to -0GXT-P-H(drill with pad issue) R 0K/F /: elete R & change R R0 0K/F ON ON 0 000P-00 from 0 to 0K P-00 0 MIL 0 mils USP- R *0 ON_USP- PORT-V USP- R *0 ON_USP- PORT-V USP ON_USP PORT-- [0] SYSUSP- R *0 USP R *0 ON_USP PORT-- PORT- [0] SYSUSP PORT- PORT-GN 0P-00 PORT-GN 0/0:M choke co-layout 0P-00 0/0:M choke co-layout with resister with resister ON_USP- ON_USP USP- USP 0P P P-00 ON_USP- ON_USP ML RFMF0MT ON_USP- ON_USP USP- USP 0/0:M choke co-layout with resister R *0 R *0 GN GN GN GN ON_USP- PORT-V ON_USP PORT-- PORT- PORT-GN US(SUYIN) -0GXT-P-H 0 /:Mount,,,,0,0,,,,,0,0 for EMI solution(us) [0] SYSUSP- [0] SYSUSP USP- USP 0 0P P-00 R 0 R 0 0/0:M choke co-layout with resister US- US US- [] US [] /: for M [0] [0] USP- USP *0P-00 *0P-00 ON_USP- ON_USP USP- USP R *0 R *0 T T 0P-00 0P-00 USP0- R 0 USP0 R 0 0/0:M choke co-layout with resister US0- US0 US0- [] US0 [] /: for card reader [0] [0] [0] SYSUSP0- [0] SYSUSP0 USP- USP *0P-00 *0P-00 USP- USP R *0 R0 *0 ON_USP- ON_USP T T LE/ ONNETOR ON 0 0 LE(-0) -NSWON RF_ON# HLE- PSLE# SROLE# NUMLE# QSW_MIL QSW_IE QSW_P QSW_P ONNET TO LE/ TLE0 TLE RFLE T_LE GET-MIL- LI# V_ SUS_LE VSUS V -NSWON RF_ON# QSW_P QSW_P QSW_IE QSW_MIL RESET- HLE- PSLE# SROLE# NUMLE# NER ON TLE0 [] TLE [] 0 *.U-00 0P-00 0P-00 0P-00 0P-00 0P-00 0P-00 0P-00 0P-00 0P-00 0/0:dd T_LE for LE board pin 0/:change footprint from 0-0-p-R to 0-0 TP/ ONNETOR TP-T TP-LK V 0.U-00 V_ 0.U-00 VSUS *.U-00 TLE0 *.U-00 TLE *.U-00 RFLE 0P-00 GET-MIL- 0P-00 LI# 0 0P-00 SUS_LE 0P-00 T_LE 0P-00 0/:dd L L TPT K00HM TPLK K00HM RFLE V R *0 T_LE [] R 0 RF_ENLE [,] T0 GET-MIL- [0] ON LI# [,] /:dd R,R for WLN LE select.mount TP-LK V_ R(WLN ard).mount R(E control) T TP-T V SUS_LE [] V GN VSUS V TP/-ON(0-0).U-00 -NSWON [] RF_ON# [] QSW_P [] RF_ON# = QSW_WLN/QSW_T QSW_P [] QSW_IE [] QSW_MIL [] /: hange TP/ power from VSUS to V T HLE- [0] PSLE# [] SROLE# [] NUMLE# [] TPT [] TPLK [] PS/.U-00 K-T M-T GN V K-LK M-LK RF_LE [] ON S-0T PS(SUYIN-S-0T-FK) V [,0] THERMTRIP# POWER SW [] -NSWON RESET SW [] MST [] KT [] MSLK [] KLK MT KT MLK KLK V_ R K-00 0 L L L L Q0 MMT0 -NSWON U SW USP- USP PU-TRIP- R K-00 PU-THERMTRIP- R 00K-00 RESET- Q MMT0 SW K00HM M-T K00HM K-T K00HM M-LK K00HM K-LK POWER SWITH RESET SWITH Size ocument Number Rev ustom US,LE/,PS,PW & RST ONN ate: Friday, February, 00 Sheet of P-00 P-00 P-00 0 P-00 PROJET : T Quanta omputer Inc. RESET- [0]

18 PI-ONN ST_OUTSPI_MISO ST_IN SPI_S ITLK SI_LK PHONE IN SPI_MOSI 0 RESET# T-LK SYN T-T US T_LE US- ETH REVERSE T_ON# WKEUP 0 V- REVERSE V- V- VSUS- V- VSUS- V- V- 00 V- V- [,,] [,,] [,,] [,,] [,,] [,,] 0 [,,] [,,] [,,] /E# [,,] SERR# [0,,,,,] LKRUN# [,,] IRY# [,,] /E# [,,] [,,] [,,] [,,] [,,] /E# [,,] [,,] [,,] [,,] [] REQ# [] REQ# [] PLK_MINI [] PIRQE# [,] RF_ENLE [] RF_LE [0,] _SOUT [0,,] _ITLK [] PHONE_IN [0,] _RESET# [0,] _SYN [] US [] US- [,,,] SERIRQ 0/:US/- For M 0 /E# T SERR# LKRUN# IRY# /E# /E# REQ# REQ# PLK_MINI PIRQE# RF_ENLE RF_LE VSUS V ON GN GN 0 0 GN GN -E0 0 0 GN GN E# PERR# EVSEL# SERR# STOP# 0 LKRUN# TRY# GN GN IRY# FRME# E# 0 PR GN0 GN 0 E# ISEL 0 GN GN 0 0 REQ0# PME# REQ# GNT0# PILK# GNT# INT# PIRST# RF_EN INT# 0 WLLE# GN T N PI PI-ON(HRS-FX-00P-SV) PLOK# 0 /E0# EVSEL# STOP# TRY# FRME# PR 0 PLK_PM 0 PME# GNT# GNT# PIRST# PIRQ# _SOUT SSIN _ITLK PHONE_IN _RESET# _SYN US US- SERIRQ PI-EEP US0 US0- T_ON- T_LE 0/:hange pin from T_wakeup to T_LE PI EVIES ISEL # REQ/GNT # IRQ ard bus MINI-PI VSUS V V 0 MIL 0 MIL PI-EEP [] RI# [0,] 0/0:Pin change from N to PME# US0 [] US0- [] /: for card reader T_ON- [] T_LE [] O# [0] 0/0:Over current for ardus VSUS PLOK# [] 0 [,,] [,,] [,,] [,,] /E0# [,,] [,,] [,,] [,,] [,,] EVSEL# [,,] STOP# [,,] TRY# [,,] FRME# [,,] [,,] [,,] PR [,,] 0 [,,] [,,] PLK_PM [] [,,] [,,] PME# [,,] 0 [,,] GNT# [] 0/0:Pin change from PME# to TP GNT# [] PIRST# [,,,,,,,] PIRQ# [,] PIRQF# [] E,F Q TEU R 0K-00 IH_PME# IH_PME# [,,,] 0/:For M _SIN SSIN [0] _SIN R -00 R0 0K-00 0/0: dd for EMI 0/0: dd for EMI PLK_MINI PLK_PM V VSUS.U-00.U/0V-00.U/V *0P *0P V.U/0V-00.U/V S-VIEO(TV OUT) [] EXT_Y MUX_Y R -00 P-00 L TVGN.UH-00 P-00 YOUT YOUT OUT ON S-VIEO-ON *0U 0 *0U MUX_ MUX_Y TVGN R 0 :0 [] EXT_ MUX_ L.UH-00 OUT R -00 P-00 TVGN P-00 TVGN V PSOT0L PROJET : T Quanta omputer Inc. Size ocument Number Rev ustom PI ONN & S-VIEO ate: Friday, February, 00 Sheet of

19 Pair LN (oardcom MM) I Select : Interrupt Pin : PIRQ# Request indicates : REQ0# Grant indicates : GNT0# 0 mil LN_V Via : (/) R 0/F R 0-00 R 0-00 LNV 0 mil V Via : (/) 0/:If use LKRUN#,mount R If not use LKRUN#,mount R [0,,,,,] mil.v_.v_ln LKRUN# V_.V_LN L ISELLN V.U-00.U-00 R.U-00.K/F-00 R K-00 R *0-00 LNV T000 0 mil VUXPRSNT mil mil PLK_LN_X.U-00 0U/0V-00 P [,,] 0 mil 0/:hange L from T00G0 to T000(Stock issue) [0..] PLK_LN ISELLN LN_PME# 0 mil R 0K-00 LN_LKRUN# *.K-00 M_SMLK *.K-00 M_SMT R LN_PLLV LN_V.U-00.0U.0U.0U.U-00 [0..] [,,] [,,] [,,] [,,] [] REQ0# [] GNT0# [,,] FRME# [,,] IRY# R [,,] EVSEL# *K/F-00 [,,] STOP# [,,] TRY# [,,] PR [,] PERR# [,,] SERR# [] PIRQ# [,,,,,,,] PIRST# [] PLK_LN [] LN_PME# R R Y MHz 00 R /E0# /E# /E# /E#.U/0V-00 LK_LN_X R_LK_LN_X T0 N M P P N M P N P N N M M M L L K E M L F J J F F H H G J J H H 0 M F J N N0 P H L M N LN_V Plane E E G K L N P XTLV XTLI XTLO N N N VIO_PI VIO_PI VIO_PI VIO_PI VIO_PI VIO_PI VIO_PI VIO_PI VIO_PI VIO_PI E_0# E_# E_# E_# VUXPRSNT REQ# GNT# FRME# IRY# EVSEL# STOP# TRY# PR PERR# SERR# INT# PI_RST# PI_LK ISEL PME# STSHG LKRUN# SM_LK SM_T LOW_PWR MEN N/PLLV PLLV R *0-00 MM LNV mm x mm G M0 is for 0/00(.) M0 is for giga M0M is for giga cost-down() Plane.V_.V_LN Plane E H H H H J J J J J J0 K K K K K K0 L L0 M N P P P P V V V V V V V V V V V V V V V V V V V V V V V V V ISV VIO VIO VIO VIO VES VES VES N/VP N/VP VP N/V N/V EPHY_V/VL EPHY_V/VL N/TR[]- N/TR[] N/TR[]- N/TR[] RN/TR[]- RP/TR[] TN/TR[0]- TP/TR[0] LINK_LE0#/LINKLE LINK_LE00#/SP00LE OL_LE#/SP000LE T_LE#/TRFFILE R GPIO0 GPIO GPIO SPROM_LK/EELK SPROM_S/EET SPROMOUT/N SPROMIN/N TRST# TI TK TMS TO REGIN/REGSUP N/REGTL OUT/REGSEN N/REGSUP N/REGTL REGOUT/REGSEN N N N N N N N /N /N N/S# EELK_PXE/SLK EET_PXE/SI N/SO N/ E E E E E E F F F F F F0 G G G G G G G0 H K L L M M M N/ N N N U F K L P G K L P F F F E E VES ISV mil 0 mil 0 mil LNV V_.V_LN 0 mil R 0-00 LN_V 0/:hange L from T00G0 to T000(Stock issue) 0 mil T000 L.V_.V_LN.V_.V_LN." WY FROM HIP Use Philips P-, hfe=~ 0 mil V_.V_LN 0/:hange L from T00G0 to T000(Stock issue) V_.V_LN mil G LN_00LE# 0:0:0 H G LN_000LE# G LN_TLE# 0/:(0)For R, use.k % for 0,.K % for M0.K/F-00 mil 0 LN_R R LNV H T G K EEWP# R K/F-00 J T 0/00 G M0EELK.K-00 U LNV U P0 EET R R *T 0 mil T-0TI-..K-00 EET S V EEWP# V 0 M_I SK N N EELK WP# P M_O I ORG EET SL O GN *.U-00 SGN 0/:hange to.0k K-00 M_TRST# R0 0mils mil T LNV R *.K-00 T Q T PT 0 0.0U-00 0U/0V-00 G 0mils mil.v@m 0.W 0 V_.V_LN Q PT 00 0 R G 0U/0V-00.0U.0U.0U 0-00 L K K J J H0 M L L H E E0 G 0U/0V-00.U-00 0.U-00.U-00 0.U-00.0U 0.0U.0U.0U 0 R *0-00.U-00 T000 L E E R *K/F-00./F-00./F-00 R R./F-00 R VES./F-00 R 0mils 0U/0V-00.0U.U.0U./F-00 R0.0U 0/:0/00 Mbps Yellow LE 000Mbps Green LE R R mil V_.V_LN 0U/0V-00./F-00 R TXN_RR TXP_RR TXN_RR TXP_RR TXN_RR TXP_RR TX0N_RR TX0P_RR.V@m 0.0W.V_.V_LN.0U LN_000LE# LN_00LE# ON RJ-P(MOLEX--00 ) 0.U-00 L_TEL_RING L_TEL_TIP TEL_RING TEL_TIP 0/:hange U P/N from KENKE0 to KENK0(T-0TI-.) 0/0:hange ON footprint from LNV jfmx-0w-p to jfmx-0w-p 0/:hange P/N to FTJ0FR0 000P-00 V ON RJ-LN-JFM-0W 000P-00 0 mil.u-00.u-00 0 mil TX0P_RR TX0N_RR TXP_RR TXN_RR 0 V_.V_LN mil V_.V_LN TXP_RR.0U TXN_RR TXP_RR TXN_RR 0 LN_TLE# R 0-00 G LNV 0 mil G R0 0 R 0-00.U-00 R 0-00 L L0 FMHM0-00 FMHM P/KV-0 000P/KV-0 ON G G RJ-ON(FOX-JM-L00) LNV mil GN_LN_HSIS.U-00./F-00./F-00.U P-00 LN_PME# Q TEU R IH_PME# 0K-00 IH_PME# [,,,] PROJET : T Quanta omputer Inc. Size ocument Number Rev ustom LN (oardcom MM) & RJ,RJ Friday, February, 00 ate: Sheet of

20 H,-ROM ONNETOR H POWER ONNETOR [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] PRST# P P P P P P0 P P P P P P P P P P0 Primary ON PSEL R 0-00 N LI H-LE PREQ [] PIOW# [] PIOR# [] PIORY [] PK# [] IRQ [] T P [] P0 [] P [] PS# [] PS# [] HLE- R00 V V_H.U-00 V_H 00U_V HI00R00R-00 0/0:dd V_H for test 0 MIL L *HI00R00R-00 L0 HLE- [] H Power ON H-POWER(FOX-HF00) V_H.U-00.U-00 IE_X0(FOX-HL00) LI R 0K-00 -ROM connector LPT ONN. P V V V [] SIOW# [] SIORY [] IRQ [] S [] S0 [] SS# HLE- ROMLE- 0 R00 0/0 ROM LE SIGNL /: SM R for master mode & change placement position JEE spec: pull low: Master mode open: /S mode RSEL R Secondary ON [] _LINL _LINR [] [] _GN [] SRST# S [] [] S S [] [] S S0 [] [] S S [] [] S S [] [] S S [] [] S S [] [] S S [] [] S0 SREQ [] SIOR# [] ROM(-00) 0/0:hange from LI to TP T S [] SS# [] V V SK# [] -STROE P0 P P P P P P P -K USY PE SLT /:ut LPT ONN pin, with GN.It is PLTE HOLE. -STROE -K USY PE SLT -UTOF -ERROR -PINIT -SLTIN 0 ON LPT(FOX--WH) 0 -UTOF -ERROR -PINIT -SLTIN 00P-00 00P-00 00P-00 00P-00 00P P-00 00P-00 00P-00 00P-00 [] -UTOF [] P0 [] -ERROR [] P [] -PINIT [] P [] -SLTIN [] P [] P [] P [] P [] P [] -K [] USY [] PE [] SLT [] -STROE P0 P P P P P P P -UTOF P0 -ERROR P -PINIT P -SLTIN P P P P P -K USY PE SLT -STROE R.K-00 00P-00 00P-00 00P-00 00P-00 00P-00 00P P-00 00P-00 R00 0 MIL Size ocument Number Rev ustom IE (H & ROM) & LPT ate: Friday, February, 00 Sheet 0 of RN.K-PR RN.K-PR RN.K-PR RN.K-PR LPTV PROJET : T Quanta omputer Inc.

21 (TS ) _V I Select : Interrupt Pin : PIRQ# Request indicates : REQ# Grant indicates : GNT# R ISEL.U.U.0U.0U 000P Used for vccp (Pin0,,,,) _V _V 00MHz L K0HS00 0 mil PLLV _V _V 000P 0U-0 _V.U.U.U.0U.0U 000P 000P 000P Used for vcc (Pin,,,,,,,00) _V.U.U.0U 000P 000P Used for V (Pin,,0,0,0) 0/:Must be place between _V and V _V 0 mil Via : V (/) R 0-00 R 0-00 _V mil 0 mil Via : (/) 0/:Must be place between GN_ and GN GN_ 000P P P-00 R 0-00 R 0-00 R 0K-00 PME# [,,] [0..] _V 0 mil R Q TEU *.U-00 IH_PME# [,,] /E0# [,,] /E# [,,] /E# [,,] /E# [] PLK_ [] GNT# [] REQ# [,,] FRME# [,,] IRY# [,,] TRY# [,,] EVSEL# [,,] STOP# [,] PERR# [,,] SERR# [,,] PR [] PIRQ# [0,,,,,] LKRUN# [,,,,,,,] PIRST# ISEL PME#.U.0U U TS _GN R * PI INTERFE E0-0 E- E- E- PI_LK GNT- REQ- ISEL FRME- IRY- TRY- EVSEL- STOP- PERR- SERR- PR PI_PME- INT- LKRUN- RST- *00K-00 R 0-00 G_RST- R R IH_PME# [,,,] GPIO GPIO VP VP VP VP VP GN GN GN 0 _GN_ R00 *0-00.U.0U 00 V V V V V V V GN GN GN GN GN GN GN GN GN V V V PHY PORT 0 IS URRENT RYSTL FILTER EEPROM US PHY PORT POWER LSS V V V GN GN GN GN GN GN GN PLLV TEST TEST TEST YLEIN YLEOUT PS ST SLK P0 P P TEST TEST TEST TEST TEST TEST0 PLLGN PLLGN GN_ 0 0 R0 R X0 X F0 F TPIS0 TP0 TP0- TP0 TP0- TPIS TP TP- TP TP- _V Pullup U# (YLEOUT) with R.K-00 0K to V:dd R R.K-00 R.K-00 0:TEST Pull up V R0.K-00 R 0K-00./F-00 U R K-00 TPI0 _R0 R.K/F-00 _R X0 Y.MHz X 0 _F0.U _F _ST _SLK TPI R 0-00 R R R R R 0-00 _V GN_ 0/0:hange,0 value from P to 0P(for Xtal precision) U R R./F-00./F-00 WP R R 0P 0P R R R0 R0.K-00.K-00 U _SLK _ST SL S T0 0 V GN R R./F-00 GN TP0 _TP0- _TP0 _TP0-./F-00./F-00 R.K/F R.K/F 0 MIL 0/:hange P/N from KEKS000 to KE000 TP GN_ K0HS00 POLY SWITH-. V V_R EP0F0 L F _V 0P-00.U 0P-00 0 U U 0/:hange footprint from UV-R-P-V to UV-R-P-H(drill with pad issue) 0/0:M choke co-layout with resister _TP0 _TP0- L_TP L_TP- ML *RFMF0MT _TP L_TP _TP- L_TP- _TP _TP- GN_ GN_ L 0 L 0 L 0 L 0 _TP _TP- _TP _TP-./F-00./F-00 TP -V - L_TP- L_TP L_TP- L_TP ML *RFMF0MT _TP0 L_TP0 _TP0- L_TP0- _TP0 _TP0- _TP0 _TP0- L_TP0 L_TP0- L_TP0 L_TP0- L_TP0 L_TP0- L_TP0- L_TP0- L_TP0 L_TP0 0/0:M choke co-layout with resister _TP L0 0 L_TP _TP- L 0 L_TP- _TP L 0 L_TP _TP- L 0 L_TP- P ML *RFMF0MT ML *RFMF0MT.U-00 ON0 -P(FOX-UFX-P) 0 0/0:ON pin, change from GN_ to GN(EMI Issue) ON L_TP0- L_TP0- L_TP0 L_TP0 L_TP L_TP- L_TP L_TP- -P(FOX-UV-R) *P *P *P 0/:hange footprint from UFX-H-P to ufx-h-p-h(drill with pad issue) Size ocument Number Rev ustom IEEE (TS ) ate: Friday, February, 00 Sheet of *P *P *P PROJET : T Quanta omputer Inc. 0 *P *P

PA1A BLOCK DIAGRAM NWD/PRESCOTT / SPRINGDALE

PA1A BLOCK DIAGRAM NWD/PRESCOTT / SPRINGDALE P LOK IGRM NW/PRSOTT / SPRINGL /TT ONNTOR TT HRGR PG PG NW/PRSOTT Pins (Micro-FPG) PU Thermal Sensor PG locking K PG PU OR ISL PG, / MX PG PG R-SOIMM R-SOIMM Primary Master I - H PG HNNL R SRM.V, MHz.

More information

GIGABYTE GA-8I848P Schematics

GIGABYTE GA-8I848P Schematics GIGYTE G-IP Schematics Revision.0 SHEET TITLE SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET OM & P MOIFY HISTORY LOK IGRM P_ P_ P_ SPRINGLE HOST SPRINGLE R SPRINGLE GP, HU, S, VG SPRINGLE PWR R, HNNEL R

More information

BF4 BLOCK DIAGRAM. Mobile P4 prescott or Celeron prescott. North Bridge: 852GME (Montara-GT) Sourth Bridge: ICH4-M. Clocking

BF4 BLOCK DIAGRAM. Mobile P4 prescott or Celeron prescott. North Bridge: 852GME (Montara-GT) Sourth Bridge: ICH4-M. Clocking F LOK IGRM PU OR V PG, POWR IRUIT PG.. TTRY HRGR PG Mobile P prescott or eleron prescott Pins (Micro-FPG) PG, PU Thermal Sensor PG locking K PG PS R-SOIMM PG R-SOIMM Primary I - H PG R SRM.V LVS L Panel

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

VIA Apollo ProMedia Board Schematics

VIA Apollo ProMedia Board Schematics VI pollo ProMedia oard Schematics 0TF TITLE SHEET No. OVER SHEET SOKET 0 PROESSOR, NORTH RIGE VT0/, SOUTH RIGE VT/, LOK SYNTHESIZER GTL+ US N PULL UP RESISTORS SRM IMM SLOTS / 0 PI SLOT & PI SLOT PI SLOT

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031 MOEL REV HNGE LIST Model Page T/ M OR FROM TO T/ M TM00 TM00 PGE --- Enable LKM from clokc generator for the PLL circuit of, and disable the ocsillator circuit of PI PLL. PGE --- Remove H/W shutdown circuit

More information

GIGABYTE GA-6OXT Reference Schematics

GIGABYTE GA-6OXT Reference Schematics E GIGYTE G-OXT Reference Schematics Revision :.0 TITLE OVER SHEET INTEL PIII SOKET-0 GMH (INTEL EP ) SRM SOKET (IMM,IMM,IMM) GP SLOT IH (INTEL 0) LOK SYNTHESIZER PI SLOTS ( PI,PI,PI,PI,PI ) FWH ( SST SL00

More information

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2 --00_: RV;E,F,G,H,J,K,L,M,N,P,R V;H,H,J,J,K,K,L,L,M,M,N,N,P,P V;,,,,,,,E,E,F,F,G,G SMOE MOE S EXP EXP EXP0 HIPI HIIPI HIPI HIPI0 EXTFILTER GN_ GN_0 IN- IN+ EN- EN+ VREF V_ES N RY PLK PULK LK SYN SYN SYN

More information

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23 E-UM ESIGN VER : RUN POWER SW PG /TT ONNETOR TT HRGER PG PG othan ( Micro-FPG) PG, / V_SR VSUS PG PU VR PG LOKS PG R-SOIMM PG, R-SOIMM PG, MHZ R I FS MHZ lviso GM/GML PG PG,,,0, LVS TVOUT VG Panel onnector

More information

VRAM VRAM VRAM VRAM EXT. VGA NV18M/34M/36M 1.25V 10A NVVDD 10A POWER CONN NVFBC 6A

VRAM VRAM VRAM VRAM EXT. VGA NV18M/34M/36M 1.25V 10A NVVDD 10A POWER CONN NVFBC 6A lock iagram 00// VRM VRM VRM VRM VRM US VRM US LVS ET. VG GP US L/INV NN NVM/M/M ( ption ) TL PGE 0..VHT :00m.V :00m.VUL:0m.VT :.0m.V :00m :00m VUL :0m V :m VUL :m G EI GP NN PGE 0.0. L V RT S-VIE INV

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT LTER YLONE III EP evelopment & Education OR SHEMTI ONTENT PGE TOP MEMORY OVER PGE, TOP SRM,FLSH 0 ~ 0 0 ~ 0 ISPLY VG, LE, SEGMENT 0 ~ 0 IN/OUT LOK, PS, RS, UTTON, SWITH, ONNETOR,S R 0 ~ FPG yclone II EP

More information

Model Name: 8I945GMF. Revision 1.0

Model Name: 8I945GMF. Revision 1.0 Model Name: IGMF SHEET TITLE Revision.0 SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT

More information

MS Version 0A 06/21/2001 Update. CPU: Willamette/Northwood mpga-478b Processor. System Brookdale Chipset:

MS Version 0A 06/21/2001 Update. CPU: Willamette/Northwood mpga-478b Processor. System Brookdale Chipset: over lock iagram GPIO Spec. lock Y & T IE ONNETORS MS- Version // Update INTEL (R) rookdale hipset Willamette/Northwood pin mpg- Processor Schematics mpg- INTEL PU Sockets - INTEL rookdale MH -- North

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

VISE (MS-6715) Intel (R) Springdale (GMCH) + ICH5 Chipset Intel Northwood & Prescott mpga478b Processor

VISE (MS-6715) Intel (R) Springdale (GMCH) + ICH5 Chipset Intel Northwood & Prescott mpga478b Processor over Sheet lock iagram Revision History - ntel mpg PU - Signals ntel mpg PU - Power ntel Springdale - Host Signals ntel Springdale - Memory Signals ntel Springdale - GP & LT Signals ntel H - P & E & Signals

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160 Service Service Service W-V0 0-0 Product Service Group udio Service Information lready published Service Informations: ORRTION TO SRVI MNUL elow are corrections to the circuit diagram parts list: OMI OR

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0.

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0. .V_MU.V_MU N V0LT P V N V N V N V N V 0.0U ES solution 0 0.0U J 0.0U J 0.0U J PV TP 0.U U 0 V WP SL VSS S T0 R 0 0 R R.K.K _WP_ R.K SU_SL SU_S SU_S R.V TP TP TP TP0 G J 0 00 TP TP TP TP TP TP R R R R R+

More information

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14 A ISIONS ZONE LTR ESRIPTION ATE APPROVE A INITIAL RELEASE --_0:0 J 0 0 0,,,, AF JP PAR [:0] ON PIV 0 SO LAV EN LK PHYS M LK STAT_A M0 M R R R R R R R 0K J J AR AR[:0] AR AR AR AR0 AR AR[:0] AR AR AR AR0

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

MODEL REV CHANGE LIST ZL9. Preliminary Release

MODEL REV CHANGE LIST ZL9. Preliminary Release E MOEL REV HNGE LIST ZL Preliminary Release Page : dd.pf for Signal quanlity Page : dd R0 0om for UM. Page : seprate STLE# for IE interrupt. Page :add R 0ohm for M-T. Page : enlarge H,H to mm for VG sink

More information

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL SHEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: IGME TITLE Revision.0 SHEET TITLE OVER SHEET LOK IGRM OM & P MOIFY HISTORY 0 P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

DM1 DC/DC CPU VR PG 43 PG 39 LVDS. Chrontel 7009 DVOB TV EN-CONDE PG 13 USB ATA 66/100 ATA 66/100 33MHZ, 3.3V PCI PHY PG 32 SWITCH PG 33 USB

DM1 DC/DC CPU VR PG 43 PG 39 LVDS. Chrontel 7009 DVOB TV EN-CONDE PG 13 USB ATA 66/100 ATA 66/100 33MHZ, 3.3V PCI PHY PG 32 SWITCH PG 33 USB M RUN POWER SW PG /TT ONNETOR TT SELETOR PG PG othan (Micro-FPG) PG, / PG PU VR PG Vtt & V_._MH.V,.V.V,.V PG 0 PG, LOKS PG RESET KT PG R-SOIMM PG 0 R-SOIMM PG 0 R-Termiation TT HRGER PG 00// MHZ R PS.V

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

JE2.1 Block Diagram MBX-114

JE2.1 Block Diagram MBX-114 Intel Pentium W PIN mpg JE. lock iagram MX- R VRM MX RT L VOUT R/G/ LVS SIGNL TV SIGNL TI REON (M+X) GP bus System bus /MHz NORTH RIGE TI RSMP RM SIGNL R LOK R SO-IMM / PI bus TI-PI (SNGHK) Mini PI Wirless

More information

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface. S J TXR0 TXR TXR TXR[:0] TXR TXR LK TX[:0] TX0 TX TX0 TX TX TX TX TX TX TX TX TX TX TX TX TX R 0K R 0K J J0 PIV R 0K TXPR R0. H/E0 H/E H/E TXLV TXSO J J HRST HLK HPERR HGNT HISEL HEVSEL HSTOP HTRY HIRY

More information

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient

More information

Cover Sheet. Block Diagram DDR SLOT DDR TERMINATOR AGP SLOT PCI SLOTS LAN CONTROLLER

Cover Sheet. Block Diagram DDR SLOT DDR TERMINATOR AGP SLOT PCI SLOTS LAN CONTROLLER over Sheet lock iagram MIN LOK EN & R LOK UFFER MS- VERSION: SIS / HIPSET Willamette/Northwood pin mp- Processor Schematics mp- INTEL PU Sockets SIS / NORTH RIE R SLOT R TERMINTOR - - SIS SOUTH RIE - PU:

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

MS INTEL (R) Brookdale Chipset System Brookdale Chipset: On Board Chipset: (OPTION) Standard: 2 Channel S/W Audio-Realtek ALC201A

MS INTEL (R) Brookdale Chipset System Brookdale Chipset: On Board Chipset: (OPTION) Standard: 2 Channel S/W Audio-Realtek ALC201A over lock iagram GPO Spec. lock Y & T E ONNETORS MS- Version NTEL (R) rookdale hipset. Willamette/Northwood pin mpg- Processor Schematics mpg- NTEL PU Sockets NTEL rookdale MH -- North ridge NTEL H --

More information

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2.

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2. +.0V IN J PJ-0 _ONN VUS JP JUMPERT VUS_FP 00 F FERRITE_E..V U TPS0 GN F TGN PF R.K % VP. R K %.V /.V ORE.V I/O U TPS0 JP VP JP HR VP_GL U TPS0 R.K LM0EM -. JP HR VORE_GL VORE. GN F TGN 0 PF R.K % R K %.

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

MA1 SYSTEM BLOCK DIAGRAM. Intel Dothan/Yonah Processor. 478 ufcpga. VinaFix.com P3,4. FSB 533/400MHz. Alviso-GM GMCH PCI-EXPRESS 82875GM/GME

MA1 SYSTEM BLOCK DIAGRAM. Intel Dothan/Yonah Processor. 478 ufcpga. VinaFix.com P3,4. FSB 533/400MHz. Alviso-GM GMCH PCI-EXPRESS 82875GM/GME M (.V &.VSUS ) P M SYSTEM LOK IGRM 'TL.M S ( VP.V ) S ( VG_ORE ) M ( VPU & VPU) M ( PU_ORE ) TTERY HRGER TTERY SELET ISHRGE TO Port Replicator MI IN JK P H (PT OR ST) V YV H(PT & P ST)/-ROM/US F Line-in

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

BL1 CELERON-M/PENTIUM-M. VF-co-cc. INTEL Mobile_479 CPU. Page:2, 3 HOST BUS 400MHZ NB RC410MB/RC410MD ATI. Page: 5, 6, 7, 8 2X PCIE.

BL1 CELERON-M/PENTIUM-M. VF-co-cc. INTEL Mobile_479 CPU. Page:2, 3 HOST BUS 400MHZ NB RC410MB/RC410MD ATI. Page: 5, 6, 7, 8 2X PCIE. PU ORE SENTEH S VPU V_S/VSUS V VSUS/V V/V.V_S MXIM MXETJ.VSUS/.V.V MXIM MXEEI.V SENTEH S*.VSUS.V GMT G Page: Page: Page: TTERY HRGER MXIM MX Page: Page:, Power State Table Power Name ontrol Signal V_ORE

More information

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0] STTTW STTLKW POW[:0] PTW[:0] SYNHW PLKW Sheet_ STTTS STTLKS POS[:0] PTS[:0] SYNHS PLKS Sheet_ Spareates PLKS SYNHS PTS[:0] POS[:0] STTLKS STTTS MLKS MTS Sheet_ PLKW PLKS SYNHW SYNHS PTW[:0] PTS[:0] POW[:0]

More information

HIgh Voltage chip Analysis Circuit (HIVAC)

HIgh Voltage chip Analysis Circuit (HIVAC) ate: esigner: RWING NO: SLE: SHEET: OF TOP MK HIgh Voltage chip nalysis ircuit (HIV) March H_I_RSEL H_I_RSEL H_I_SEL H_I_ H_I_ H_I_ H_I_SEL H_I_SW H_I_S H_I_S H_I_S H_I_P H_I_P H_I_P H_I_P H_I_PSH H_I_PSL

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

H-LCD700 Service Manual

H-LCD700 Service Manual H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug

More information

POWER Size Document Number Rev Date: Friday, December 13, 2002

POWER Size Document Number Rev Date: Friday, December 13, 2002 R0 [ /W 0 0.00uF/00V - D0 KP0M L0 L D0 N 0 00uF/00V 0 0.uF R0 M [ /W R0 M [ /W R0 M [ /W R0 M [ /W 0 0.00uF/KV D0 PS0R 0 0uF R0 00K [ W D0 FR0 R0 0 [ /W O O T0 O,, POWER X'FMR 0, D0 DQ0 R [ /W 0.00uF/00V

More information

SM XBEE MODULE XBEE SMT MODULE NC GND GND RF_SELECT VCC COMM/AD0/DIO0 AD1/DIO1 DOUT/DIO13 AD2/DIO2 DIN/CONFIG/DIO14 DIO12 AD3/DIO3 RESET RTS/DIO6

SM XBEE MODULE XBEE SMT MODULE NC GND GND RF_SELECT VCC COMM/AD0/DIO0 AD1/DIO1 DOUT/DIO13 AD2/DIO2 DIN/CONFIG/DIO14 DIO12 AD3/DIO3 RESET RTS/DIO6 0 ONI N RST SW T00Q R 0 X_V R0 TI TMS T TO R IN T R V P TSW0 0 urrent Testing TSW00S P R OUT IO RSSI_PWM PWM X_V 0 0u/0V R R R R R R TR/PIN_SP 0u 00n p.p X_OUT X_IN X_IO X_RST X_PWM X_/MS_X X_TR/PIN_SP

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N NOTES: ISION LOK. Unless otherwise stated: Resistors are mw, % tolerance. apacitors are V, % tolerance.... J Port and Net Name scopes for this project are: Port NOT Global (connected via Sheet Symbols)

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

MS-6524 SIS 645/650 CHIPSET Willamette/Northwood 478pin mpga-b Processor Schematics

MS-6524 SIS 645/650 CHIPSET Willamette/Northwood 478pin mpga-b Processor Schematics Last Schematic Update ate: // MS- SIS / HIPSET Willamette/Northwood pin mpg- Processor Schematics PU: Willamette/Northwood mpg- Processor System rookdale hipset: SIS / (North ridge) + (South ridge) On

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested

More information

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13 Table of ontents Title lock iagram KEZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Initial raft Revisions. Remove Motor ontrol onnector J. Remap J, J, J, J pinout. dd one series resister

More information

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF. POWER_KEY POWER_OFF US_IN WKEUP H_ET HG_STTUS PLYKEY +VRT VT VUS +VRT LI_.V LI_.V VUS VT VTT VTT VTT +V +V +V +V VTT V +V T uf uf R k R k uf uf R k R k VIN VOUT U XPM U XPM Vbat ON ON ON ON KW ON/OFF KW

More information

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31] V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH

More information

XBee Interface Board XBIB-U-DEV TH/SMT Hybrid

XBee Interface Board XBIB-U-DEV TH/SMT Hybrid 0 ONI N RST V X_V P ONRVSM00 X_V Populate jumper to switch rf output to onboard RPSM P TSW00S SW T00Q SW T00Q R 0 X_V R0 TI TMS T TO R IN T R P TSW0 0 0 urrent Testing TSW00S P R OUT IO RSSI_PWM PWM TR/PIN_SP

More information

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD POWER ELETRONIS **- Switching Power Regulation** V and.v outputs are isolated from High Voltage, but not each other Isolated Power Supply power.sch FTI US URT FTI US URT ftdi_uart.sch Safety Loop Wiring

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

3JTech PP TTL/RS232. User s Manual & Programming Guide

3JTech PP TTL/RS232. User s Manual & Programming Guide JTech PP-00 TTL/RS User s Manual & Programming Guide Revision. J Tech o., Ltd. Fu-Hsing N. Rd., F Taipei, Taiwan Tel: +--00 9 info@jtech.com.tw JTech (J Eng.), Inc. E. Valley lvd., Suite ity of Industry,

More information

RCP-2 (DET AC) RIGHT COMPONENT SEAL-TRIM,EDGE (60 MM) (2) TAPE-FOAM (250 MM) (2)

RCP-2 (DET AC) RIGHT COMPONENT SEAL-TRIM,EDGE (60 MM) (2) TAPE-FOAM (250 MM) (2) RP- LEFT, RP- (ET ) RIGHT OMPONENT ONTROLLER-POWER -0-000 OX 00-0-000 00-0-000 G-0-U () ONNER 0-0-000 () TUING-VINYL 0-0-000 (0MM) ETIL SEL-TRIM,EGE 0-0-000 (0 MM) () TRNSMITTER-IR 90--000 RP- (ET ) TPE-FOM

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

Intel 100MHz Pentium(R) II processor/440gx AGPset Dual-Processor Customer Reference Schematics

Intel 100MHz Pentium(R) II processor/440gx AGPset Dual-Processor Customer Reference Schematics Revision.0 Intel 00MHz Pentium(R) II processor/0gx GPset ual-processor ustomer Reference Schematics TITL PLTFORM OMPONNTS IVISION 00 PRIRI ITY R. FM- FOLSOM, 0 PG OVR SHT LOK IGRM SLOT ONNTOR,,, LK SYNTHSIZR

More information

P/N : 31KT3MB0046 CPU VR CLOCKS (ICS94225) Page : 6. Page : 28 LVDS. LCD CONN Page : 12. CRT Page : 19. TV Page : 12 33MHZ, 3.

P/N : 31KT3MB0046 CPU VR CLOCKS (ICS94225) Page : 6. Page : 28 LVDS. LCD CONN Page : 12. CRT Page : 19. TV Page : 12 33MHZ, 3. KT(Full-Feature) P/N : KTM00 /TT ONNETOR PGE: TT HRGER M thlon/uron Socket PU VR Page : LOKS (IS) Page : FNs Page : PGE: Page :, Port Replicator / PGE:, R-SOIMM Page : 0 R-SOIMM Page : 0 MHZ R TI Mobliity

More information

[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M

[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M R00 R000 J00 MI-OS-T J000 MI-OS-T V T V T 0.u.V 0 J00 000 0.u.V R-00 MIIS0 MIIS0 [,,] [,] [,,,] [,] V0 V00 V0 p 00 00p 00 p 00 V0 VUS VIO T_HG_STT GPIO_HG_N 00 p 0 p 00 p 0 p 00p 0 00p 0 R0 R0 00K 0 LM0SN

More information

PCnet-FAST+ Am79C PQFP

PCnet-FAST+ Am79C PQFP NOTE: Place bypass caps close to power pins. EEPROM Pnet-FST+ m 0 PFP EEPROM Revision ate rawn omments 0 S Initial Release. NetPHY-LP LT Reference esign 0// S // // RF NetPHY-LP_LT_ Wednesday, ugust, NetPHY-LP

More information

MS-7037 Intel (R) Springdale (GMCH) + ICH5 Chipset Intel Northwood & Prescott mpga478b Processor

MS-7037 Intel (R) Springdale (GMCH) + ICH5 Chipset Intel Northwood & Prescott mpga478b Processor MS-0 ntel (R) Springdale (GMH) H hipset ntel Northwood & Prescott mpg Processor PU: ntel Northwood/Prescott -.G & bove System hipset: ntel Springdale - GMH (North ridge) ntel H (South ridge) On oard hipset:

More information

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND R White R Red _TX_Q_P J 0-0 0 _TX_I_P _TX_I_N _TX_Q_P _TX_Q_N L _TX_I_P _TX_I_N.R -d ttenuator.r.r 00pF_0V JP SM _TX_Q_P _TX_Q_N _TX_Q_P _TX_Q_N GN VV VV VV_TX VV VV VV_TX Modulator L L PowerSupply J POWER

More information

M13 M14 FQP FFP VC1 VC2 VC3 MIX ATNEXPOT ADSR1 BM-VCF FAH1 FAW1 H W ATNEXPOT LFO FAH2 FAW2 H W +10VR FFP BP FQP FAH1 FAW1 FAH2 FAW2 R2 100K M15

M13 M14 FQP FFP VC1 VC2 VC3 MIX ATNEXPOT ADSR1 BM-VCF FAH1 FAW1 H W ATNEXPOT LFO FAH2 FAW2 H W +10VR FFP BP FQP FAH1 FAW1 FAH2 FAW2 R2 100K M15 MP_ MP_ MIIV JP HEE JP V0 V V V S_0 S_ S_0 S_ MIILK STTSTOP ESET SMP_ SMP_ HEE JP 0V 0V 0V 0V 0V 0V 0V 0V HEE X 000 JP9 000 MII VP VP 9 0 POTSLE POTH POTL POTSLE POTSLE POTH POTL POTSLE 9 0 HEE X 000 HEE

More information

DOCUMENT NUMBER PAGE SECRET

DOCUMENT NUMBER PAGE SECRET OUMENT NUMER PGE SERET / SERET OUMENT NUMER PGE / Spartan onfiguration SPI Flash Q S V W/VPP HOL VSS U MPVME R 0 R.K 0.U 9 IO_LP 0 IO_LN VREF_ G IO_L9P_ G IO_L9N_ F IO_L0P_ F IO_L0N_ IO_L9P_ IO_L9N_ 0

More information

VCC 21 VCC 52 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

VCC 21 VCC 52 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD POWER ELETRONIS **- Switching Power Regulation** V and.v outputs are isolated from High Voltage, but not each other Isolated Power Supply power.sch FTI US URT FTI US URT ftdi_uart.sch SLOOP_TRL HRG_TRL

More information

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0 0 - limentacion 0 - onector Externo 0 - daptacion Puerto Serie 0 - Modem SIM00 TT_VOLTGE VN_ TX TX_U RX_GSM RX_GSM HRGE_STTUS P. RX RX_U TX_GSM TX_GSM ST_ ST_ P. P. P. P. R 0 R 0 TR_U RI_U TR_GSM TR_GSM

More information