P/N : 31KT3MB0046 CPU VR CLOCKS (ICS94225) Page : 6. Page : 28 LVDS. LCD CONN Page : 12. CRT Page : 19. TV Page : 12 33MHZ, 3.

Size: px
Start display at page:

Download "P/N : 31KT3MB0046 CPU VR CLOCKS (ICS94225) Page : 6. Page : 28 LVDS. LCD CONN Page : 12. CRT Page : 19. TV Page : 12 33MHZ, 3."

Transcription

1 KT(Full-Feature) P/N : KTM00 /TT ONNETOR PGE: TT HRGER M thlon/uron Socket PU VR Page : LOKS (IS) Page : FNs Page : PGE: Page :, Port Replicator / PGE:, R-SOIMM Page : 0 R-SOIMM Page : 0 MHZ R TI Mobliity U G Page :,,, SK-X00/MHZ LVS L ONN Page : RT Page : TV Page :.RT.LPT.RS.TV-OUT.UIOs.USs.LN.PS Page : MHZ,.V PI IE - H T /00 Page : IE -ROM Page : T /00 LI M+ G Page :, US. US Ports Page : RUS OZ, INTF, REQ Page : MINI-PI Wireless LN Modem/LN 0, INT,, REQ0 Page : LN NS, INT, REQ Page : TS, INT, REQ Page : 0 udio MP TP0 Page : M ONN Page : FIR Page : Parallel Page : IS US RT TI-QLF Page : ardus onn Page : RJ Page : ONN Page : 0 udio on Page : M Page : F Page : Serial Port Page : K(0) X-us Page : Page : RJ Page : PS/-Touchpad Flash Keyboard Page : Page : Page : PROJET : KT Quanta omputer Inc. Size ocument Number Rev Schematic lock igram ate: Friday, ugust, 00 Sheet of

2 MOEL: KT M FULL FUTION REV E F G H I J FIRST RELESE EN NO--E00- EN NO--E00-00 EN NO--E000- EN NO--E000-0 EN NO--E EN NO--E000-0 EN NO--E000- EN NO--E000- EN NO--E000- HNGE LIST PGE MOEL 0 0 KT M FULL FUTION FROM TO I H G J Project : KT M(FULL FUTION) M ssy' P/N: KTM00 ocument No.: REV : J Quanta omputer Inc. pproved by : HRLES HEN rawing by :HIN HO KUO TE: 00// over Sheet: of

3 [] -H0 [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H0 [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H0 [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H0 [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H0 [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H0 [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H0 [] -H [] -H [] -H [] -HILK-0 [] -HILK- [] -HILK- [] -HILK- [] -HINVL [] -HOLK0 [] -HOLK [] -HOLK [] -HOLK [] LKFWRST [] ONNET [] PRORY [] FI0 [] FI [] FI [] FI [] THERM [] THERM U0 -H0 -H ST0# W -H ST# W -H ST# Y -H ST# U -H ST# U -H ST# S -H ST# S -H ST# -H ST# E -H0 ST# -H ST0# -H ST# Y -H ST# -H ST# -H ST# S -H ST# Q -H ST# Q -H ST# N -H ST# J -H0 ST# G -H ST0# G -H ST# E -H ST# G -H ST# Q -H ST# N -H ST# L -H ST# N -H ST# L -H ST# J -H0 ST# -H ST0# E -H ST# E -H ST# E -H ST# -H ST# -H ST# E -H ST# -H ST# -H ST# -H0 ST# -H ST0# -H ST# -H ST# -H ST# -H ST# -H ST# E -H ST# -H ST# E -H ST# E -H0 ST# E -H ST0# -H ST# E -H ST# -H ST# -H ST# -H ST# -H ST# -H ST# E -H ST# -H0 ST# -H ST0# -H ST# -H ST# ST# -HILK-0 W -HILK- STILK0# J -HILK- STILK# E -HILK- STILK# E STILK# -HINVL N STINVL# -HOLK0 -HOLK -HOLK -HOLK -HOVL -SFILVL FI0 FI FI FI THERM THERM E L U Y L E E J L N J W W Y Y Y S U STOUTLK0# STOUTLK# STOUTLK# STOUTLK# STOUTVL# SHEK0# SHEK# SHEK# SHEK# SHEK# SHEK# SHEK# SHEK# LKFWRST ONNET PRORY SFILLVL# FI0 FI FI FI THERM THERM SIN0# SIN# SIN# SIN# SIN# SIN# SIN# SIN# SIN# SIN# SIN0# SIN# SIN# SIN# SIN# SILK# SOUT0# SOUT# SOUT# SOUT# SOUT# SOUT# SOUT# SOUT# SOUT# SOUT# SOUT0# SOUT# SOUT# SOUT# SOUT# SOUTLK# 0M# FERR INIT# INTR IGNNE# NMI SMI# STPLK# RESET# PWROK OREF+ OREF- LKIN LKIN# RSTLK RSTLK# KLKOUT KLKOUT# RY REQ# FLUSH# PILK PI0# PI# TK TMS TRST# TI TO PLLTEST# PLLYPSS# PLLMON PLLMON PLLYPSSLK PLLYPSSLK# SLK SLK SNINTEVL SNSHIFTEN NLOG VI0 VI VI VI VI SYSVREFMOE VREF_SYS J L G J L E J G L N L G N N N J J J E E G E G G E E G J L J N N G E G G N L N L L N L N N N Q Q U U U J N L N L S S S Q J L L L L J W -HIN0 -HIN -HIN -HIN -HIN -HIN -HIN -HIN -HIN -HIN -HIN0 -HIN -HIN -HIN -HIN -HOUT -HOUT -HOUT -HOUT -HOUT -HOUT -HOUT -HOUT -HOUT0 -HOUT -HOUT -HOUT -HOUT -0M FERR -PUINIT INTR -IGNNE NMI -SMI -STPLK -PURST Z00 Z00 Z00 Z00 PWRG_PU +OREF -OREF RSTLK -RSTLK LKOUT -LKOUT -REQ -FLUSH PILK -PI0 -PI TK TMS -TRST TI -PLLTEST -PLLYPS PLLMO PLLMO YPSLK -YPSLK -HIN [] -HIN [] -HIN [] -HIN [] -HIN [] -HIN [] -HIN [] -HIN [] -HIN0 [] -HIN [] -HIN [] -HIN [] -HIN [] -HILK [] -HOUT [] -HOUT [] -HOUT [] -HOUT [] -HOUT [] -HOUT [] -HOUT [] -HOUT [] -HOUT0 [] -HOUT [] -HOUT [] -HOUT [] -HOUT [] -HOLK [] -0M [] -PUINIT [] INTR [] -IGNNE [] NMI [] -SMI [] -STPLK [] -PURST [] LKIN -LKIN Z00 Z00 Z00 Z00 S0W-PU_VREFM R.K S0W-PU_VREF R PU_VI0 [] PU_VI [] PU_VI [] PU_VI [] PU_VI [] RP.KX 0./F -PUINIT -PURST -IGNNE -0M -TRST TI TMS TK -PLLTEST -STPLK -REQ -PLLYPS PLLMO PLLMO -SMI -FLUSH INTR NMI R 00/F LKOUT R0 00/F RP RP RP R 00/F R0 00/F R -LKOUT 0X 0X 0X R RP 0X R 0 R00 YPSLK -PI PILK -PI0 -HOVL -SFILVL -HIN0 -HIN +OREF -OREF HWPG [,,,] R0 00/F R 00/F RP KX RP 0X R 0K R R 00/F R 00/F 0K -YPSLK +_V LKIN -LKIN 0.U 0.U R 0./F 0P 0P FERR R0 0/F R0 0 For PU sideband return path +V R 0./F R K Q MMT SYSLK Multiplier ombinations FI FI FI FI0 lock Mode PULK [] -PULK [] -S_FERR [] X.X X.X X.X X.X X.X X.X X.X 0X FOX-PPG--R R 0.X.0U.U 0./F PROJET : KT Quanta omputer Inc. Size ocument Number Rev ustom PU SOKET I ate: Friday, ugust, 00 Sheet of

4 0m for GHZ Vset=.V V=. 0m Place these around the plane Place these within the PU socket One P per one bulk P Need <=+_V tolerance? PU SOKET II ustom Friday, ugust, 00 Size ocument Number Rev ate: Sheet of S0W-PU_ZP SVI0 SVI SVI SVI SVI S0W-PU_ZN SVI0 SVI SVI SVI SVI PU_VI SVI PU_VI0 SVI SVI SVI0 SVI T0W-PU-V PU_VI S0W-PUV PU_VI PU_VI FI0 PU_VI FI PU_VI0 PU_VI FI PU_VI PU_VI FI FI FI FI0 FI FS00/# FS00/# +V +_VPU +_V +V +V +_VPU +_VPU +V +V +V R K U P.0U.U R 0./F P.0U + 0U/.V R 0./F.U U *MX OUT SET IN SHN P.0U + 0U/.V.U.U P.U + 0U/.V.U.U P 0.U + 0U/.V RP KX 0.U.U P 0.U.U 0.U P.U.U 0.U P.U R *0K/F.U.0U P.U.U U P.U + *0U/.V P P.U R 0K 0.U 0 P 0.U P 00P.U P 0 0U.U P.U P Quanta omputer Inc. PROJET : KT.U.U 0.U.U *.U.U L KHM *U U0 FOX-PPG--R 0 E F F F0 F F0 F G G G G G G H H0 J J J J J J J K L L L M N N N N F F0 G G G G G G G H H H0 H H0 H J J K K0 L N Q S U W W Y F F F F0 F F F F H H H H H H K K K M0 M M M P P P P R0 R R R T T T T V0 V V V X X X X Z0 Z Z Z F F F F F0 F H H H0 H H H H H K K K K K K0 K K K M M M M M0 M M M M E Z *0P U U0 FOX-PPG--R 0 0 F F F0 F F F F F H H H H H0 H K K K M M M M P0 P P P R R R R T0 T T T V V V V X0 X X X Z Z Z Z 0 F F F F F F H H H0 H H H H J K0 K K K K K0 K K L M M0 M M M M M0 M G G G N Y G G G N L N L J E V Z KEY KEY KEY KEY KEY KEY KEY KEY P0 P P P V ZN ZP U P Q N00E U P R *0K/F.0U RP.KX 0.U 0 U + *0U/.V P.0U R.K U + 0U/.V P.0U U M_US_ VI0 VI VI VI VI FI0 FI FI FI EN FIO FIO FIO FIO0 SVI SVI SVI SVI SVI0 O. (.V) VIO V/S# VIO0 VIO VIO VIO R.K U + *0U/.V P.0U RP0.KX U U P.0U VI [] VI0 [] VI [] VI [] VI [] HWPG [,,,] PU_VI [] FI0 [] PU_FI [] PU_VI0 [] PU_FI [] PU_FI [] PU_VI [] PU_FI0 [] FI [] PU_VI [] FI [] PU_VI [] FI [] FS00/# []

5 +V [,,,0,,] 0 [,,,0,,] [,,,0,,] [,,,0,,] [,,,0,,] [,,,0,,] [,,,0,,] [,,,0,,] [,,,0,,] [,,,0,,] [,,,0,,] 0 [,,,0,,] [,,,0,,] [,,,0,,] [,,,0,,] [,,,0,,] [,,,0,,] [,,,0,,] [,,,0,,] [,,,0,,] [,,,0,,] 0 [,,,0,,] [,,,0,,] [,,,0,,] [,,,0,,] [,,,0,,] [,,,0,,] [,,,0,,] [,,,0,,] [,,,0,,] [,,,0,,] 0 [,,,0,,] [,,,0,,] -E0 [,,0,,] -E [,,0,,] -E [,,,0,,] -E [,,0,,] PR [,,,0,,] -FRME [,,,0,,] -IRY [,,,0,,] -TRY [,] -INT [,,,0,,] -EVSEL [,,,0,,] -STOP [,,,0,,] -SERR [,] -PIREQ [,] -SREQ [,] -SGNT [,] -REQ0 [,] -REQ [,] -REQ [,0] -REQ [,] -GNT0 [,] -GNT [,] -GNT [,0] -GNT Spread Spectrum U L T0W-SS- *FM0K *.U *.U *.U T T0W-MK0 R0 *0 +V LEE *MK0S PR -FRME -IRY -TRY -INT -EVSEL -STOP -SERR -PIREQ -SREQ -SGNT -REQ0 -REQ -REQ -REQ -GNT0 -GNT -GNT -GNT ILK.U S0 S S LK E F E F E Y Y Y Y W W W W W V V V W V E Y T R EMI R R T +V U PI_0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ PI_E0# PI_E# PI_E# PI_E# TI-U- R *.K LVS_SSOUT R *.K PI/ZV/TMS (K MOILE) PI_PR PI_FRME# PI_IRY# PRT OF R.K LVS_SSINR LVS_SSIN R00 * L *L efault VI0/TST_IN0 VI/TST_IN VI/TST_IN VI/TST_IN VI/TST_IN VI/TST_IN VI/TST_IN VI/TST_IN XVI0 XVI XVI XVI/TESTLK XVI XVI/TST_R XVI/TST_ST XVI/TST_WR VVSY/TST_OUT VHREF/TST_OUT VPLK0/TST_OUT TMS_0/TST_OUT TMS_/TST_OUT0 TMS_/TST_OUT TMS_/TST_OUT TMS_/TST_OUT TMS_/TST_OUT TMS_/TST_OUT TMS_/TST_OUT TMS_/TST_OUT TMS_/TST_OUT TMS_0/TST_OUT TMS_/TST_OUT0 TMS_E/TST_OUT TMS_VSY/TK TMS_HSY/TMS TMS_SL TMS_S/TI TMS_VREF TMS_VOLT_ET *0P J F E M F G G K L J H K K J L G L M H J K K K L L L N N N P P J H J R R PI_TRY# INT# TMS_IK+/TESTLK0 M PI_EVSEL# TMS_IK- M PI_STOP# PI_SERR# TMS_LNTL0/GPIO PI_T_REQ# TMS_LNTL/GPIO E TMS_LNTL/GPIO0 G PI_SREQ# PI_SGNT# V PI_REQ0# U PI_REQ# U PI_REQ# T PI_REQ#/PI_LK V PI_GNT0# U PI_GNT# T PI_GNT# T PI_GNT#/PI_LK _V R.K R0 *.K R *.K R E P N N P P M N P T T T T T T0 T T T T T T T T0 T T T T T T T T T T T T T T T T T0 T T T T T T T T T T G R0.K TMS_HP RSV E F R0.K RSV RSV F R0.K +V RSV H GPIO0 GPIO GPIO GPIO GPIO GPIO GPIO GPIO LKM LVS_SSIN LVS_SSOUT R0.K S +.V +.V +.V +.V +.V +.V +.V S NI NI NI +.V +.V NI NI NI +.V Place these on the midway between U and PU L 0nH [] -HILK-0 -HILK-0 -LHILK-0 P L 0nH -HILK0 This is for SPWG S0 NI +.V NI +.V NI NI +.V NI +.V NI +V IRETION OWN OWN OWN OWN OWN OWN OWN OWN +V R0 ENTER ENTER ENTER ENTER ENTER ENTER ENTER ENTER ENTER ENTER -HILK- 0 -LHILK- P L 0nH -HILK -HILK- -LHILK- P L 0nH -HILK -HILK- -LHILK- P L 0nH -HILK 0K PNL_T PNL_T [] PNL_LK PNL_LK [] T T R0.K +V T0 R0 0K T T T R0 * M_TV_PL M_TV_PLR LVS_SSIN R0 *0K *0P LVS_SSOUTR LVS_SSOUT R *0P [] -HILK- [] -HILK- [] -HILK- L *L R.K R.K Used for PL only % SPRE /-. +/-. +/-. hange from / ootting from low temperature issue. +/-. +/-. +/-. +/-. L 0nH L L _VSUS -HIN -HIN -HIN -HIN -HIN -HIN -HIN -HIN -HIN0 -HIN -HIN -HIN -HIN -HOUT -HOUT -HOUT -HOUT -HOUT -HOUT -HOUT -HOUT -HOUT0 -HOUT -HOUT -HOUT -HOUT [] N_PWROK R00 R 0 +_V [,,0,,] -PIRST [] -TI-_STOP Y 0nH 0nH OUT OE *MHZ V [] -HIN [] -HIN [] -HIN [] -HIN [] -HIN [] -HIN [] -HIN [] -HIN [] -HIN0 [] -HIN [] -HIN [] -HIN [] -HIN [] -HILK [] -HINVL [] -HOUT [] -HOUT [] -HOUT [] -HOUT [] -HOUT [] -HOUT [] -HOUT [] -HOUT [] -HOUT0 [] -HOUT [] -HOUT [] -HOUT [] -HOUT [] -HOLK [] PRORY [] LKFWRST [] ONNET [] -PURST R *0 *.U -PURST S0W-N-SKVREF +V.U.U.U.U.U.U.U 0 *U 0 0U.U.U.U T T E N P P R N U P R V U T T U R F0 E0 V E Y 0 G G G H0 H J0 M0 N0 P0 E E E F F F F W V R 0./F S0W-N-SKVREF R0 0./F U SIN# SIN# SIN# SIN# SIN# SIN# SIN# SIN# SIN0# SIN# SIN# SIN# SIN# SILK# STINVL# SOUT# SOUT# SOUT# SOUT# SOUT# SOUT# SOUT# SOUT# SOUT0# SOUT# SOUT# SOUT# SOUT# SOUTLK# PRORY LKFWRST ONNET PURST# POWERGOO NRSTIN# _STOP# SK_VREF _PU _PU _PU _PU _PU _PU _PU _PU _PU _PU K_ K_ K_ K_ K_ K_ K_ K_ K_ THERMLIOE_P THERMLIOE_N TI-U-.0U 0.U PRT OF SK I/F (K MOILE) ST0# ST# ST# ST# ST# ST# ST# ST# ST# ST# ST0# ST# ST# ST# ST# ST# STILK0# STOUTLK0# ST# ST# ST# ST# ST0# ST# ST# ST# ST# ST# ST# ST# ST# ST# ST0# ST# STILK# STOUTLK# ST# ST# ST# ST# ST# ST# ST# ST# ST0# ST# ST# ST# ST# ST# ST# ST# STILK# STOUTLK# ST# ST# ST0# ST# ST# ST# ST# ST# ST# ST# ST# ST# ST0# ST# ST# ST# STILK# STOUTLK# L# L E E F E F E G H J J K J E G G F F H L K H K M N R R U T P T L L M N P N T P R M H K L J M K M N F G G G H L J J K L -H0 -H -H -H -H -H -H -H -H -H -H0 -H -H -H -H -H -H -H -H -H -H0 -H -H -H -H -H -H -H -H -H -H0 -H -H -H -H -H -H -H -H -H -H0 -H -H -H -H -H -H -H -H -H -H0 -H -H -H -H -H -H -H -H -H -H0 -H -H -H Size ocument Number Rev TI-U SK,PI US I ate: Friday, ugust, 00 Sheet of -HILK0 -HOLK0 -HILK -HOLK -HILK -HOLK -HILK -HOLK T0W-N-L# T0W-N-L R R -H0 [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H0 [] -H [] -H [] -H [] -H [] -H [] -HOLK0 [] -H [] -H [] -H [] -H [] -H0 [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H0 [] -H [] -HOLK [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H0 [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -HOLK [] -H [] -H [] -H0 [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H [] -H0 [] -H [] -H [] -H [] -HOLK [] 0./F 0./F PROJET : KT Quanta omputer Inc.

6 [0] LK0 [0] -LK0 [0] LK [0] -LK KE issue solution VSUS R0.K PWROK [,,] [0] LK [0] -LK [0] LK [0] -LK [0] LK [0] -LK [0] LK [0] -LK _VSUS R K/F Q N00E Q N00E [0] M[0..] R 0 LKR0 R 0 -LKR0 L *L * L *L * R 0 LKR R 0 -LKR L *L * L *L * R0 0 R00 0 R0 0 LKR -LKR L0 *L * L *L 0 * R0 0 LKR R0 0 -LKR L *L * L *L * R0 0 LKR R0 0 -LKR L *L * L *L * R0 0 R0 0 LKR -LKR L *L * L *L * S0W-TI_R_VREF R0 *0 R00 K/F.0U [0] -SRS [0] -SS [0] -SWE [0] KE [0] -S0 [0] -S [0] -S [0] -S R M0 M M M M M M M M M M0 M M M M -QMR0 -QMR -QMR -QMR -QMR -QMR -QMR -QMR -SRS -SS -SWE KE -QSR0 -QSR -QSR -QSR -QSR -QSR -QSR -QSR -LKR0 -LKR -LKR -LKR -LKR -LKR LKR0 LKR LKR LKR LKR LKR -S0 -S -S -S 0K _VSUS F E0 W F E F0 E E F0 Y Y 0 E Y E 0 E F F Y Y Y W0 V0 U0 S0W-R VREF [0,] U R_0 R_ R_ R_ R_ R_ R_ R_ R_ R_ R_0 R_ R_ R_ R_ R_M0 R_M R_M R_M R_M R_M R_M R_M R_RS# R_S# R_WE# R_KE R_QS0 R_QS R_QS R_QS R_QS R_QS R_QS R_QS R_K0# R_K# R_K# R_K# R_K# R_K# R_K0 R_K R_K R_K R_K R_K R_S0# R_S# R_S# R_S# TESTMOE _MEM _MEM _MEM _MEM _MEM _MEM TI-U- PRT OF R_Q0 R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q0 R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q0 R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q0 R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q0 R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q0 R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q R_Q0 R_Q R_Q R_Q R SRM I/F (K MOILE) _MEM _MEM _MEM _MEM _MEM _MEM _MEM R_VREF F F 0 E E E F 0 F E E E0 F F E F F E F E F E F E F F E V V W Y U U W V W W 0 Y Y Y Y Y F MR0 MR MR MR MR MR MR MR MR MR MR0 MR MR MR MR MR MR MR MR MR MR0 MR MR MR MR MR MR MR MR MR MR0 MR MR MR MR MR MR MR MR MR MR0 MR MR MR MR MR MR MR MR MR MR0 MR MR MR MR MR MR MR MR MR MR0 MR MR MR [0] -QS[0..] [0] -QM[0..] [0] M[0..] _VSUS _VSUS _VSUS _VSUS S0W-TI_R_VREF U 0.U.U.U.U.U.U.U.U.U.U.U.U 0.U.U.U MR0 MR MR MR -QSR0 MR -QMR0 MR MR MR MR MR MR MR -QMR -QSR MR MR0 MR MR MR MR MR MR -QSR MR0 MR -QMR MR MR MR MR -QSR MR MR MR MR -QMR MR0 MR MR MR MR MR MR MR -QMR MR MR -QSR MR0 MR MR MR MR MR -QMR -QSR MR MR MR MR0 MR MR MR MR -QMR MR MR -QSR MR MR RP X 0 RP X 0 RP X 0 RP X 0 RP X 0 RP X 0 RP X 0 RP X 0 RP X 0 M0 M M M -QS0 M -QM0 M M M M M M M -QM -QS M M0 M M M M M M -QS M0 M -QM M M M M -QS M M M M -QM M0 M M M M M M M -QM M M -QS M0 M M M M M -QM -QS M M M M0 M M M M -QM M M -QS M M M0 M -QS0 M M M M -QS M0 M M M -QS M M M M -QS M M M M M M M M M0 M -S0 -S -SWE -S M M -QS M M M0 M -QS M M M M -QS M0 M M M -QS M M M M M M RP RP RP RP RP RP RP RP0 X X X RP X RP X RP X RP0 X RP X X X X X X PX _R M -QM0 M M -QM M M M M M0 M M M M M -QM M M0 -QM M KE M M M0 M M M -S -SRS -SS M M -QM M M M -QM M M M M M M M0 M M -QM M M -QM M M0 M M M RP RP RP RP0 RP RP RP RP RP RP RP RP RP X X X X X X X X X X X X X PX _R _R.U.U.U.U 0.U _R 0.U.U.U.U.U _R.U.U.U.U _R _R _R.U.U.U.U 0.U.U.U.U.U.U.U.U.U 0.U.U -QMR MR MR MR0 MR -QSR MR MR RP X 0 -QM M M M0 M -QS M M Place R serial Rs close to the first IMM Place R term Rs close to the second IMM M M M0 M -SWE -S0 -S -S PX PX -S -SS -SRS M KE M M PX PX Place these Ps close to the first IMM.U.U 0.U.U.U.U 0.U.U.U.U.U.U 0.U.U.U.U _VSUS.U.U.U.U _VSUS.U.U.U.U _VSUS _R U U PROJET : KT Quanta omputer Inc. Size ocument Number Rev TI-U R(Term,amp) ate: Friday, ugust, 00 Sheet of

7 [,] RT_R [,] RT_G [,] RT_ EMI RT_R RT_G RT_ Try to save the.mhz crystal for TI after -TEST 0P S0W-TI_X esign change from revision +V +V J SHORT P L PY00T-00 0.U *0P *0P K 0U.MHZ *.MHZ L 0 L0 0 L 0 *0P.U 0P 0P T0W-K-V T0W-K-V L U PY00T-00.U 0.U.U.U.0U.0U.0U [,0] LKSMT [,0] LKSMLK 0P T0W-K U Y S0W-K_X S0W-K_X LKSMT LKSMLK Y RT_G_L K RT_R_L RT L MOIFY 00 +_V L KHM +_V L K0HS0-T R0 M S0W-TI_X Second source P Y.MHZ U IS0F-T T0W-TI- 0U.U T0W-TI-PLL 0 0U.U.U S0W-K_X R0 M S0W-K_X +_V L0 KHM +_V S SRM_OUT S GP GP0 GP GP 0 PI PILK0 PI PILK 0 PILK PILK PILK PILK PI PILK PI PILK_F MHz -MHz REF REF XTLIN PU XTLOUT ST SLK PULK0 PULK 0 PULK PULKT0 PULKT PULKT FS0/REF0 FS/REF PWR_WN# SPRE# FS PU_STOP# PI_STOP# -PULKR PULKR HLKINR N00E U T0W-TI-0 0 Z0M R 0K PRT OF TXOUT_U0N Z0M [] Z0P 0U.U.U Q TXOUT_U0P Z0P [] ZM R 0K TXOUT_UN ZM [] ZP Q TXOUT_UP ZP [] F E ZM N TXOUT_UN ZM [] E ZP TXOUT_UP ZP [] T Q TXOUT_UN T0 TXOUT_UP ZM TXLK_UN ZM [] E0 ZP TXLK_UP ZP [].U T0W-TI-Q L 0 RT_R_L RT_G_L RT L VSY HSY T0W-TI-RSET0 R /F RSET M_TI R0 *0 S0W-TI_X S0W-TI_X XTLIN XTLOUT T T SYSLK SYSLK# T R HLKIN SYS_FLKOUT T SYS_FLKIN/HLKIN HLKOUT T U PI_LKF PLK_N T0 PI_LK PI_LK 0 RSV RESET# [] VSY [] HSY T T T GPLK_OUT SLK_OUT R 0 R 0 R0 0 -PULK PULK HLKIN 0 E F E U E SLK_OUTR R /F SLK_OUT TI-U- M_USR R M_US T M_US [] L 0 P M_SR R M_S M_TIR R *0/F M_TI M_S [] R */F -K_S-SPETRUM -SUS [,,] FS 0 *R00 -PUSTP -PUSTP [] -PISTP -PISTP [] RP 0KX +V N Q PLL0 PLL PLL0 PLL RE GREEN LUE VSY HSY USLK PILK OS T0W-TI-RSET RSET R /F E LK SL LK [,] F T S T [,] For EMI EMI -PISTP -PUSTP Y0M Y0P YM YP YM YP T T YM YP K GPLK_OUTR R GPLK_OUT T -PULK 0 *0P PLK_NR R PLK_N PULK 0 *0P PLK_PMR R PLK_PM PLK_PM [] PLK_LNR R PLK_LN PLK_LN [] PLK_MPIR R PLK_MPI HLKIN 0 *0P PLK_MPI [] T0 PLK_R R PLK_ PLK_ [0] SLK_OUT 0 *0P PLK_SR R PLK_S PLK_S [] GPLK_OUT *0P +_V _.V RT.U GP_FLKIN/GP_LKIN GP_FLKOUT/EXT_MEM_LK LK. GEN. -PULK [] PULK [] LK, ISPLY (K MOILE) TV LVS TXOUT_L0N TXOUT_L0P TXOUT_LN TXOUT_LP TXOUT_LN TXOUT_LP TXOUT_LN TXOUT_LP TXLK_LN TXLK_LP LVS_IGON/TO LVS_LON# LVS_ISON LP LP LR LR LR LR _R Y_G OMP_ PILK_STP# PULK_STP# GP_USY# GP_STP# LK_RUN# RSV RSV PLK_N PLK_PM PLK_LN PLK_MPI PLK_S PLK_ M_S M_TI E F F0 E F F U F F G H R 0 R 0 R 0 R 0 0 T T0W-TI-LP T0W-TI-LR T0W-TI-LR L 0 R0 0K P P P P P P P P This can be no connect? R *0K TV_HROM [,] TV_LUM [,] efault Y0M [] Y0P [] YM [] YP [] YM [] YP [] YM [] YP [] EN [] -VISPON [] TV_OMP [,] -GP_USY [] -STP_GP [] +V [] FS00/# FS0 FS FS Spread Spectrum R.U -PLKRUN [,,,0,] M_SR M_TIR.U.U 0K R *0K FS -K_S-SPETRUM 0.U R *0K FS/00# N00E 0U L KHM 0U R *0K L +_V +_V Enable IS0 FREQUEY SELETION FS FS FS FS0 PU SRM PILK GP SEL= Q Size ocument Number Rev TI-U VI,RT,TV&KGEN H FS ate: Friday, ugust, 00 Sheet of +V R *0K.U FS/00# [].U +V R 0K R 0K R *0K R 0K PROJET : KT Quanta omputer Inc.

8 [,] IOHRY 0 +V +V +V +V IS PU RP.K-0PR 0 S S0 S S S S S S RP S0 S S S RP0.K-0PR S 0 S S S S0 S S S RP.K-0PR 0 -MEMW S S -MEMR -IOR S -IOW R.K R *0K R.K R0.K RP.K-0PR 0 S S S S.KX R.K R R *.K 0K +V +V +V +V +V Use Internal GP isable al efaults for PU PI MHZ +V S[0..] [,] S[0..] [,] RP 0KX LI [] LI0 [] LI [] isnable K outclk delay Enable K outclk delay -MEMW [,] -MEMR [,] -IOR [,] -IOW [,] +V Panel Is +V [,] -INT [,] -INT [,0,] -INT [,] -INT +V [,] -REQ0 [,] -REQ [,] -REQ [,0] -REQ +V [,,,0,,] -FRME [,,,0,,] -TRY [,,,0,,] -IRY [,,,0,,] -EVSEL 0 PI PU RP.K-0PR -INT -INT 0 -INTE -INTF -SREQ -INT -SGNT -INT Place this close to South ridge RP.K-0PR 0 -GNT0 -REQ0 -GNT -REQ -GNT -REQ -GNT -REQ Place this close to North ridge RP.K-0PR 0 -STOP -FRME -SERR -TRY -PERR -IRY -PLKRUN -EVSEL Place this close to Mini PI R.K R.K R R *.K 0K R.K R *0K R.K R *0K R.K R *0K R.K R *0K R0 *.K [0..] [,,,0,,] REQ/GNT used as REQ/GNT isable PLL ypass mode isable ILK_elay +V Enable ILK_elay 00:MHZ -INTE [] -INTF [,] -SREQ [,] -SGNT [,] +V -GNT0 [,] -GNT [,] -GNT [,] -GNT [,0] +V -STOP [,,,0,,] -SERR [,,,0,,] -PERR [,0,,] -PLKRUN [,,,0,] +V 00:efault(est Performance) +V 0:Slow PU by one cycle for read data 0:Slow N by one cycle for write data :Slow oth by one cycle for write data +V isable Spread Spectrum Enable Spread Spectrum +V Use full Straps set Use reduce Straps set +V +_V +_V +V 0 SK Timming.U.U.U.U.U.U.U.U 0 0U.U RP.KX 0U 0.U.U.U.U.U.U.U.U.U 0U 00.U 0.U.U 0.U 0.U.U 0.U 0.U 0.U 0.U +_V +V +V 0 0.U.U K0 K K K K K L0 L L L L L M0 M M M M M R0 R R R R R T0 T T T T T U0 U U U U U G0 G T U V W Y R.K +V isable internal clock generator.v Interface(Mobile).V Interface(esktop) ( SI) (uto-alibration efault Value) 0 R0 0K R *.K R *0K R.K +V +V FS/00# 0:00MHZ 0:MHZ :MHZ LK Speed R.K SK Interface +V U Y0 Y Y Y Y Y Y0 UE PRT OF H _TMS P _TMS E F G _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _ORE _.V _.V _.V _.V _.V _.V _.V _.V G _VI K _VI L _VI T T T0 T U TI-U- POWER (K MOILE) E E F F F F E E F F G G G G G G G0 H J K K K0 L L L0 M M M M M N N0 N N N N N N N P0 P P P P P P P R R R R0 T R.K R *0K FS/00# [] RP.KX PU Frequency [,] -PIREQ R0 *0K R0.K +V isable internal clock generator ( SI) RP RP.KX 0KX PU_FI0 [] PU_FI [] PU_FI [] PU_FI [] [,,,0,,] -E [,,,0,,] -E0 R 0K R0.K +V Normal operation isable external SIP ROM PROJET : KT Quanta omputer Inc. Size ocument Number Rev TI-U PWR, ate: Friday, ugust, 00 Sheet of PU_FI []

9 RT HRWRE FETURE ETET heck TW0FU spec for backdrive issue heck QLF pin function heck this hareware detect M+(PI/IS) Friday, ugust, 00 Size ocument Number Rev ate: Sheet of _ITLK S_LKKO S[0..] S[0..] _ITLK -S_PS S -TRY EN RT_S S S0 -E0 -EVSEL SERIRQ S 0 S S -E S0W-S_X _SIN 0 -E -SERR NMI S S S -E _SYR S0 RT_S S PR S S0 S -IOSS S S S -FRME IOHRY 0 S0W-S_X -PIRST -S_0M S S 0 S_GPO -S_PS0 -IRQ S S S -IRY S S PLK_S -STOP _SIN0 RT_RW S S S -SI -IRQ RT_RW RT_S S0W-RT_X S0W-RT_X S S S S S S S S0 RT_S -SI TV_PRESENT FIR_PRESENT OM_PRESENT TV_PRESENT OM_PRESENT FIR_PRESENT PLK_S -PIRST _SOUTR -S_PUINIT S_SPLE SERIRQ -SREQ -SGNT -S_PUINIT -S_0M KG0 NMI -S_0M _SIN0 -INT -INT -INT -INTF -INT -INTE T0W-SVF S0W-S_X S0W-S_X +V VSUS VSUS +V VSUS +V +V VSUS +V +V VRT +V +V VRT +V +V +V VRT +V +V +V +V +V +V +V +V VSUS VPU +V +V PRT OF PI US INTERFE PU INTERFE U M+ U0 U 0 W Y V N M N E E T E 0 E E E E E F F F G F F G G G H U0 U U Y0 W0 V0 Y W V Y W V Y W V U T R Y W V U T W V U T T U T U Y V W Y R0 R R Y T0 N N P Y P0 R V V V W W W Y Y Y P P W Y U U R U R T T0 R R R R R P F F F P G K F E0 G N N R H H H0 H H H J J J0 J J J K K K0 K K K L L L0 L L L M M M0 M M M N N N0 N N N PWG SPIFIN PIRST# OSM OSKI OSKII LKKO IGNNE# INTR NMI 0M# PIS#_PS# PIREQ# PIGNT# LRLK_PMGNT# SLK_PMREQ# PMT PILK FRME# IRY# TRY# STOP# EVSEL# SERR# PR PHOL# PHL# E0# E# E# E# INT#_MI INT#_S0 INT#_S INT#_S INTE# INTF#_MOTORON# X0 X X X X X X X S0_L0 S_L S_L S_L S S S S S_S S_S S0_S0 S_S S_S S_S S_S S_S IOS IOS IOS IOR# IOW# MEMR# MEMW# RUNENT0 RUNENT RUNENT RUNENT RTS RTRW RTS SPLE ROMKS# IRQSER SIRQI SIRQII IRQ# PS0# PS# GME0 GME GME GME GME GME GME GME RESET# SY ITLK STIN0 STIN STOUT GPUP GPOWN GPMUTE MIITX_IRQ0O MIIRX_IRQO UPSPWR VRE VRE VRE VR VR V V V V V VF VF VG V V V V V INIT PURST FERR#.U U *TW0FU 0U 0 *R00 R 0K R 0K R 0K.U 0.U R U R * R 0K R *0K R 0K 00.U R *0K R0.K 0P R *0K 0.U RP 0KX T.U R K R *0K.U 0P R *0K R *K R 0K R.K.U *.U R 0.U.U U *TW0FU P.U Q *TEU T R 0K R 0K 0P 0U R 0K L 0.U R0 0M Y.KHZ-S RP 0KX 0.U 0P.U *0P R *K R R Y.KHZ-S R RP 0KX 0.U Quanta omputer Inc. PROJET : KT.U 0U R 0M R K 0U R *K U WZ 0.U U WZ Q TEU.U 0P U QLF 0 0 MOT X X 0 S# S R/-W S RST# INT# RL# EXTRM K V Q N00E R R 00K 0.U 0U.U T R 0K R0 RP 0KX *R00 0.U -IOR [,] -IOW [,] -MEMR [,] -MEMW [,] PWROK [,,] [0..] [,,,0,,] -E[0..] [,,,0,,] PR [,,0,,] -EVSEL [,,,0,,] -STOP [,,,0,,] -FRME [,,,0,,] -IRY [,,,0,,] -TRY [,,,0,,] -SERR [,,,0,,] -IGNNE [] INTR [] NMI [] PLK_S [] IRQ [] IRQ [] M_S [] -S_FERR [] -IOSS [,] IOHRY [,] EN [,] S[0..] [,] -SI [] S_LKKO [] -SREQ [,] -SGNT [,] S[0..] [,] RT_EXRM [] IERST [] -PIRST [,,0,,] -_RESET [,,] _SY [,,] _ITLK_M [,] _SIN [] _SIN0 [,] _SOUT [,,] -S_PS [] S_SPLE [] -S_PS0 [] S_GPO [] -PUINIT [] -R [] -0M [] KG0 [] SERIRQ [] HWPG [,,,] M_RING [,] MINON [,,,] -INT [,] -INT [,] -INT [,0,] -INT [,] -INTF [,] -INTE []

10 [,0] LKSMLK [,0] LKSMT VSUS [] IRQ [] [] -KSMI [] M_US *0P RP 0KX IRQ [] P[0..] LKSMLK LKSMT -O -O -O [] S[0..] IRQ IRQ R * +V VSUS [] R.K P[0..] S[0..] R.K R 0 R 0 R -O0 [] IR_SEL [] IR_RX [] IR_TX [] -GP_USY [] -STP_GP [] PREQ [] -PK [] PIORY [] -PIOR [] -PIOW [] -PS [] -PS [] P0 [] P [] P [] SREQ [] -SK [] SIORY [] -SIOR [] -SIOW [] -SS [] -SS [] S0 [] S [] S 0K USPR+ USPR- USPR+ USPR- USPR0+ USPR0- USPR+ USPR- USPR+ USPR- USPR+ USPR- -O0 -O -O -O P0 P P R0.K T T T0 P0 P P P P P P P P P P0 P P P P P S0 S S S S S S S S S S0 S S S S S +V R 0K T T U T T V U U V H W V U Y W V U T T T U U L L M E E G H H H G0 J J H0 H J G F0 F F E E E0 F F G G E 0 E E E E U SMLERT# SMLK SMT MSLK MST KINH_IRQI KLK KT KEY I/F PRT OF USPWREN# USLK USP0P USP0N USPP USPN USPP USPN USPP USPN OVR0#/SEL_MOE0/H0_OVR# OVR#/SEL_MOE/H_OVR# OVR#/I_FT/USN OVR#/E_FT/USN IRRXH IRRX IRTX Ir LK GPUSY_LIP GPSTP#_LIS PIERQ PIEK# PIERY PIEIOR# PIEIOW# PIES# PIES# PIE0 PIE PIE PIE0 PIE PIE PIE PIE PIE PIE PIE PIE PIE PIE0 PIE PIE PIE PIE PIE SIERQ SIEK# SIERY SIEIOR# SIEIOW# SIES# SIES# SIE0 SIE SIE SIE0 SIE SIE SIE SIE SIE SIE SIE SIE SIE SIE0 SIE SIE SIE SIE SIE M+ IE INTERFE US INTERFE FLOPPY ISK INTERFE SERIL PORT INTERFE PRINTER PORT INTERFE I M LI S + SUPER IO FNIN/USPP FNOUT/USP FNOUT/USP /SPIF_OU LFRME# LRQ# L# LL#_PUPWG GPO GPO SPKR PWRTN# PWR THRM# PME# RI# RSMRST# SMI# STPLK# SLEEP# ZZ_RTIO# PUSTP# PISTP# PIREQ# OFFPWR0 OFFPWR OFFPWR SQWO SLPTN# SUSPEN# LKRUN#_IRQO OFFPWR_RSMENT RV0# RV# MOT0# MOT# FIR# STEP# HSEL# WT# ENSEL WGTE# RT# TRK0# INEX# WPROT# SKHG# RTS# TS# TR# SR# # RI# SIN SOUT RTS# TS# TR# SR# # RI# SIN SOUT PRINIT# SLTIN# STRO# UTOF# SLT USY PRNK# ERROR# PE P0 P P P P P P P Y W V N0 P W Y P P T Y Y0 T W V W0 E 0 0 V W Y V V0 W T K K0 K K L L M L J L M L0 J0 M M0 H J J H G J H J K K L K J L K K R R P R L M M T M P P N N N N N M R *0K +V -S_LFRME -S_LRQ -S_L -TLOW -TLOW [] S_GPO S_GPO -NSWON -SWI -SYS_THROT -PI_PME -S_RI -RSMRST T -RTIO R R *0 T S_SQWO -S_LI -SUS -PLKRUN R 0K -RV0 T -MTR0 T -IR -STEP -HE -WT -MOE -WGTE -RT -TRK0 -INEX -WP -SKHG P0 P P P P P P P -RTS -TS -TR -SR - -RI RX TX -RTS -RT_SENSE -TEMP_LRM -O T T T F_PRESENT 0K +V -PUSTP [] -PISTP [] -PIREQ [,] VSUS VSUS +V PSPK [] VSUS -NSWON [] -SWI [] -SYS_THROT [] -PI_PME [,0,,] -RSMRST [] -SMI [] -STPLK [] -SUS [,,] -SUS [] -SUS [] -PLKRUN [,,,0,] VSUS R00 -RTS [] -TS [] -TR [] -SR [] - [] -RI [] RX [] TX [] -RT_SENSE [,] -TEMP_LRM [] RT_EXRM [] PM [] -O [] -OMP [] -PINIT [,] -SLTIN [,] -STROE [,] -UTOF [,] SLT [,] USY [,] -K [,] -ERROR [,] PE [,] P[0..] [,] -SYS_THROT Q *.U *.U *.U -LI-SW [,] RP RP RP R00 0KX R00.K *TEU IRQ IRQ -SWI -S_LI 0KX -SUS -S_RI -TLOW -NSWON 0KX -RT_SENSE -O -S_LFRME -S_LRQ *.U +V +V +V +V +V +V +V +V -PI_PME This can be? RI R.K R R R R0 R R R0 R0 R R R R0 R0 0K 0K K K 0K 0K R *0K 0K K 0K 0K 0K 0K F_PRESENT [] -RV0 -MOEM_RI [] RI [,] K S_SPLE / USPR0+ USPR0- USPR+ USPR- -TEMP_LRM -RTS S_LKKO -S_PS0 -S_PS S_GPO -S_L -IOSS -RTS S_SQWO S_GPO EN S_GPO +V R K R 0K R K L0 T0W-FV HI00Q0R-00 JPF R K R K -INEX -RV0 R 0 -SKHG -MTR0 -IR -MOE -STEP -WT -WGTE -TRK0 -WP -RT -HE F -INEX 0 F FUTION R K R K F_P(0-0) R0 R R R0 R K S_LKKO [] S_SPLE [] -S_PS0 [] -S_PS [] S_GPO [] EN [,] -IOSS [,] P R0 R R R R K P High Internal KEY PS MOE Enable internal KEY SIO ase R 0xF0 K LK Test Mode Enable T power Mode Pentium II mode isable Mb Flash ROM mode GPI,GPO0 functions isable hip test mode ctive high topower H, H Normal operation Flash ROM modeselection -RV0 F_PRESENT -SKHG P P -MTR0 -IR -MOE -STEP -WT -WGTE -TRK0 -WP -RT -HE P P.U P P 0.U.U -INEX -HE Low Internal KEY T MOE isable internal KEY SIO ase R 0x0 K LK Test Mode isable TX power Mode Pentium/K mode Enable Mb Flash ROM mode IOHRY,EN functions Enable hip test mode ctive low topower R -TRK0 -WP -RT -SKHG RP0 USP0+ [,] USP0- [,] USP+ [,] USP- [,] USP+ [] USP- [] USP+ [] USP- [] R *K L,L Reserve L,H Enable Mb Flash ROMsize H,L isableall FU in this ONFIG L,L Enable LP Flash ROM PROJET : KT Quanta omputer Inc. +V K KX Size ocument Number Rev M+(IE,F) ate: Friday, ugust, 00 Sheet of

11 E E Place these close to SO-IMM VREF pins R SOIMMx 0 Friday, ugust, 00 Size ocument Number Rev ate: Sheet of -QS0 -QS -QS -QS -QS -QS -QS -SWE -SS -SRS KE M M M M M M0 M M M0 M -QM M M M M -SS M M0 M M0 M M0 M0 M M M M M M M M -QM -SWE M M M M M M M -QS0 KE M M M M M M M M M M M M M M M M M M0 M -QS -QS -SRS M M M M0 M0 M -QM -QS M M0 M M M M -QS -QS M M M M -QM -QM M M M M M M M -QM -QS M M M M M M M M M M -QS M M M M M0 M S0W-MVREF_M S0W-MVREF_M LKSMT LKSMLK LKSMT LKSMLK S0W-MVREF_M S0W-MVREF_M -QS -QM -QM -QM -QM -QM -QM -QM -QM0 -QM -QM0 M M M M M M M M M0 M M M0 M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M M0 M M0 M0 M M M0 M M M M M M M M0 M M M M M M M +V _VSUS _VSUS +V +V _VSUS _VSUS.U.U JIM R SOIMM-ST /P 0 Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q U U U U U/RESET# U/ U/ S0 S S VREF VREF SP I 0 M0 M M M M M M M M QS0 QS QS QS QS QS QS QS QS RS# WE# S# S0# S# KE0 KE K0 K K K0# K# K# S SL JIM R SOIMM-RVS /P 0 Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q U U U U U/RESET# U/ U/ S0 S S VREF VREF SP I 0 M0 M M M M M M M M QS0 QS QS QS QS QS QS QS QS RS# WE# S# S0# S# KE0 KE K0 K K K0# K# K# S SL Quanta omputer Inc. PROJET : KT.U.U.U.U R0 K/F R0 K/F 0.U.U R0 *0.U M[0..] [] M[0..] [] -QM[0..] [] -QS0 [] -QS [] -QS [] -QS [] -QS [] -QS [] -QS [] -QS [] -S [] -S [] -SS [] -SWE [] -SRS [] LK0 [] -LK0 [] LK [] -LK [] LK [] -LK [] -LK [] LK [] -S0 [] -S [] LKSMT [,] LKSMLK [,] S0W-R VREF [,] LK [] -LK [] LK [] -LK [] KE []

12 E _VSUS For SO-IMM _VSUS _VSUS _VSUS _VSUS.U 0.U 000P 0 000P 0U.U.U 0 000P 000P 0U.U.U 000P 000P 0U.U 0.U 000P 000P 0U.U.U P 0 000P.U.U 000P 000P 00.U 0.U 000P 0 000P _VSUS.U.U.U.U 000P 000P 0 000P 000P + *0U/.V.U.U 000P 000P VSUS VRT R00 R0 T0W-VRT VPU R K 00K Q R R 0 VPU T0W-VRT T0W-VRT T0W-VRT T0W-VRT -RSMRST R K [] -RSMRST SUSON [,,] K MMT0 R00 K R0 R00 R.U.K T TV-SOKET J VSUS R R K SHORT P [,,] PWROK design reserve from revision _VSUS MINON [,,,] R R0 _VSUS +V *R00 0K *0K R [] N_PWROK 00 R R VSUS +V 0 VSUS VSUS VSUS Q *M M 0 R00 R Q.U R 0 *.U 00K U U U U N00E VSUS R *0 R 00K N00E.U [,,,] HWPG PWROK [] WZ 0K R00 WZ NPWROK [] 0 *.U *WZ *WZ *M R *R00 HWPG [,] R0 0 R00 K.U MINON [,,,] R00 design reserve from revision [,,] -SUS R K +V VSUS -TI-_STOP [] 0 R PROJET : KT Quanta omputer Inc. Size ocument Number Rev R Ps,VRT&PWRGs ate: Friday, ugust, 00 Sheet of E

13 E +V +V +V +V R +V 0K 0 R R Q.U.U U 0K M [,] -LI-SW R00 R K ISPON PWROK +V [,,] PWROK LV TW0FU SI0 +V R 0K Q 0 Q R [] -VISPON.U.U Q This is active low TEU U N00E PWROK 0 [] EN MIL TW0FU TEU R Q 0K N00E L TV_HROM TV_HROM TV_HROM [,].UH R LI *000P P P RIGHT ISPON LI0 LI *000P *000P *000P *000P LI0 LI LI 0 0 Non SPWG XG 0* TFT SXG 00*00 TFT SPWG XG 0* TFT JTV TV_LUM L TV_LUM.UH R P P TV_LUM [,] L *L YM * L *L lose to, L0 YP 0 * TV_OMP TV_OMP.UH-00 TV_OMP [,] L INTERFE S-VIEO(S-0T) 0 0 R P P LV JPL L ZM T0W-LV [] ZM ZP 0 0 HI00Q0R-00 [] ZP ZM [] ZM ZP T0W-INV U.U.U.U [] ZP 0 0 Z0M [] Z0M Z0P [] Z0P +V +V ZM VIN +V +V [] ZM RIGHT [] ZP ISPON L0 [] ZP LI0 LI0 [] YM LI HI00Q0R-00 [] YM LI [] YP LI [] YP LI [] YM YP 000P.U.U.U.U [] YM YP [] YP YM [] YP YM [] [] [] Y0M Y0P Y0M Y0P S_-000 PNL_T [] PNL_LK [] PROJET : KT Quanta omputer Inc. PNL_LK PNL_T R.K R0.K +V Size ocument Number Rev L &TV Interface ate: Friday, ugust, 00 Sheet of E

14 RUS PMI SOKET PMI-OZ ustom Friday, ugust, 00 Size ocument Number Rev ate: Sheet of [0..] -FRME PR -GNT -V VPP -E -STOP -SERR PLK_PM VPP0 -EVSEL SERIRQ -E -TRY -PERR -IRY -REQ -PLKRUN -V0 -E -E0 P0 P _V _V -_ - RY -_WIT -_WP -_INPK -_E -_E -_WE -IOR -IOWR -OE _VS _VS -REG _RESET -PISPK P P P P P P P P0 P P P P P P P P0 P0 P P P P P P P P0 P P P P P P P P P P PLK_PM P -PIRST MF P P P P P PMI -PIRST P P P P0 P P _VS P _V -_WP P -_INPK -REG P P P P P P P P -_WIT P _V P P0 P _RESET P0 _RY -IOWR P P -_WE -OE P -_E P _VS P -_E P P P -IOR P P P0 P P P P P P P0 P P P VPP0 -V VPP -V0 -_ -_ P P P P0 P P _VS P _V -_WP P -_INPK -REG P P P P P P P P -_WIT P _V P P0 P _RESET P0 _RY -IOWR P P -_WE -OE P -_E P _VS P -_E P P P -IOR P P P0 P P P P P P P0 P P P -_ -_ - VS - VS +V _V +V +V _V _V _VPP +V _V +V _VPP _V +V +V +V +V _VPP _V +V +V +V _VPP _V R * R 00.U.U.U R K R0 K 0 0U JPPM REGRUS E F # _E# 0 _E# _OE# _VS# IOR# IOWR# _WE# _0 _RY _ V V VPP VPP _ 0 _VS# RESET WIT# INPK# REG# V _0 _V _0 _0 _WP _# # E# 0 E# OE# VS# IOR# IOWR# WE# 0 RY V V VPP VPP VS# RESET WIT# INPK# REG# V 0 0 V 0 0 WP # 0.U.U 0.U R 0K.U U TPS SSOP 0 V0 V.V.V V V O V VPP V V V VPP VPP0 SHN.U R0 0K U OZ S-PQFP-G-KT /E# /E# /E# /E0# PIRST# PIFRME# PIIRY# PITRY# PIEVSEL# PISTOP# PIPERR# PISERR# PIPR PIREQ# PIGNT# PIPLK PIISEL RI_OUT#/PME# SUSPEN# MF0/INT MF MF/REQ MF/IRQSER MF MF/GNT MF/LKRUN RSV/ RSV/ RSV/ /0 0/ / / /0 /0 / / / / / 0/ / / / / /IOWR# / /IOR# / /OE# 0/E# /0 / / / / / / / / 0/ /E#/REG# /E#/ /E#/ /E0#/E# RST#/RESET FRME#/ IRY#/ TRY#/ EVSEL#/ STOP#/0 PERR#/ SERR#/WIT# PR/ REQ#/INPK# GNT#/WE# LK/ STSHNG/V/STSHG#/RI# LKRUN#/WP/IOIS# LOK#/ INT#/REY/IREQ# SPKROUT UIO#/V/SPKR# # # VS VS V# V0# VPP VPP0 PIV PIV V V OREV OREV OREV OREV G_RST# PIV PIV OREV UXV Quanta omputer Inc. PROJET : KT T T R *0 T.U.U.U.U 000P.U 000P 0 000P 000P 000P.U.U.U.U.U.U.U.U.U *0P.U R PR [,,0,,] -E0 [,,,0,,] -E [,,0,,] -GNT [,] -E [,,0,,] -REQ [,] -E [,,,0,,] SERIRQ [] PLK_PM [] -FRME [,,,0,,] -IRY [,,,0,,] -TRY [,,,0,,] -EVSEL [,,,0,,] -STOP [,,,0,,] -PERR [,0,,] -SERR [,,,0,,] -PLKRUN [,,,0,] -PISPK [] [0..],,,0,,] -PIRST [,,0,,] -O [] -INTF [,] -PI_PME [,0,,]

15 EFETURE FULL FUTION R NO INSTLL INSTLL R 0 OHM.K R0 R 0 OHM NO INSTLL.K INSTLL R NO INSTLL INSTLL Q NO INSTLL INSTLL Q NO INSTLL INSTLL Q NO INSTLL INSTLL +V Q N00E R 0K Q Q N00E N00E OK_OK [] LINEINR_PR [] LINEINL_PR *M MN --0P-LUV LINEINL_PR U LINEINL_PR LINEINR_PR U LINEINR_PR 0 0 MI [,] L [,] _ [,] M R [,] 0 0 MV SPIF [,] OK_OK OK_OK [,,] 0 0 _SOUT [,,] R 0 R0 0 R.K R.K [] _ITLK [,] _ITLK_M [,] LINEOUTL [,] LINEOUTR [,] LINEOUTL_PR [,] LINEOUTR_PR M [,] P_EEP R K0LL0 [,] _SIN0 [,,] -_RESET EMI P [,,] _SY LINEINL_PR [] LINEINR_PR [] Treat M conn,smart and OE as a daughter board PROJET : KT Quanta omputer Inc. Size ocument Number Rev ustom Modem ONN ate: Friday, ugust, 00 Sheet of

16 The M0-00 modem is used for mother board family MM0-00. M MV M M.U M.U M.0U M.U M 0U MR K/F MU 0 M 0U M.U M 000P M0.U M0 0U M.U M.U [] I_TN [] I_TP [] PWRLKP [] PWRLKN [,,] -_RESET [,,] _SY [,,] _SOUT [] _ITLK [,] _SIN0 I_TN I_TP PWRLKP PWRLKN MR0 0K MR [,,] OK_OK MR MR0 *M MY.MHZ-M PRIMRY_N MR K K R_OS ROS 0 I_TN I_TP PWRLKP PWRLKN I0# I# PRIMRY_N _RESET# SY ST_OUT ITLK ST_IN0 ST_IN GPIO_ GPIO_ XTLO XTLI _LK SmartM _LK SPKOUT P_EEP LINE_IN_L LINE_IN_R LINE_OUT_L LINE_OUT_R HP_OUT_L HP_OUT_R MI_IN _IN_L _IN_R _IN_ SPIF REF_FLT V_S VREF_S MIS/ 0 0 P_EEP MI_ MI_IS P_EEP [,] LINEINL_PR [] LINEINR_PR [] LINEOUTL [,] LINEOUTR [,] LINEOUTL_PR [,] LINEOUTR_PR [,] M 0U L [,] R [,] _ [,] SPIF [,] M.U M.U M.U MI_IS M U MR MR 0 K MI [,] X0- M0 P M P MR 0 PROJET : KT Quanta omputer Inc. Size ocument Number Rev ustom OE I ate: Friday, ugust, 00 Sheet of

17 E V M.U _LS ML RING_ FM MR.K-0 _LS PLE Vdd MU R T R T TR R 0 T TR MR MR M-0 R/RING T/TIP M-0 MR M M 0.0uF/00V-0 0.0uF/00V-0 M 00S M 00S RING_ M 000PF/KV-0 000V 0-MOEN HSSIS_ M 000PF/KV-0 000V 0-MOEN ML MRV P M 00PF-00 M MSZ0 M MSZ0 M 0.UF- MJ M X0-P EI EI M nf.m-0 M.U _LS RIGE_ M 0PF-00 _LS FM 0, 0, 0, and 0 must be Y type apacitors for Nordic ountries only [] PWRLKN MR 0 PLKN M 0P MT POWER MR 0 R0_ R0_ M V MR *0K PLK MR 0 & must be placed near pins (PWR+) and (Gnd). 0KLK ML FM must be placed near pin (LK). M 0P LK PWR+ V LK PWR+ Vdd M M M M M M M P *0P MR 0 PLKP U.U.00uF 0U.U 0 VZ MR M [] PWRLKP MI PLK VZ K-0-00 MR 0 Gnd 0.0uF/00V-0, 0 and 0 must M must be placed near have max. EIO MQ M EIO V pins (Vdd) and ESR of MPT 0P (Gnd). -ohms _LS Q MQ ZT RXI GPIO Rias RXI Rias MR K-0 MR.0K _LS M 0.0uF/00V-0 EIF EIF I_TP [] I_TN [] I_TP I_TN M 0P-0 M 0P-0 and must be Y type apacitors for Nordic ountries only I_P I_N I_P I_N Vc VRef TXO TXF _ Gnd TXO TXF MQ MPT MR 0 MR -00 ircuit traces for and should be less than inches., and must be placed near pins (Vc) and (VRef). Vc_LS Vref_LS X0-P _LS _LS _LS _LS M M M0 M Layout trace short. HSSIS_.00uF.U 0U.00uF _LS 0 must have max. ESR of -ohms PROJET : KT Quanta omputer Inc. Size ocument Number Rev MOEM Friday, ugust, 00 ate: Sheet of E

18 GIN0 0 0 R GIN 0 0 0K R *0K +VMP R R *0K 0K UIO_G0 UIO_G v d 0d.d.d MI_PR 0P 0P 0P [,] LINEOUTR [,] LINEOUTL lose to RJ lose to H EMI lose to RP *000P R0 0 R 0 R 0 R 0 *000P +V +VMP L HI00Q0R U.U.0U 0U.U.U LINEOUTR_R LHPOUTR_R LINEOUTL_R LHPOUTL_R R *00K R *00K R *0 R *0 R *0 R *.K.U U U.U R *.K LINEOUTR_ LHPOUTR.U LHPOUTL 0.U LINEOUTL_.U UIO_G0 UIO_G design change from revision UIO MPLIFIER U TP0 LOUT+ LOUT- RLINEIN 0 RHPIN RIN+ P-EEP 0 P P LIN+ LHPIN LLINEIN YPSS GIN0 GIN 0 ROUT+ ROUT- SE/TL HP/LINE SHUTOWN INSPKR+ INSPKR- INSPKL+ INSPKL- U R 00K R 0K R00 Q TEU INSPKR+ [] INSPKR- [] INSPKL+ [] INSPKL- [] HPSEE +VMP 00 MOIFY R 00K -VOLMUTE [] HPSEE_PR [] +VMP [,] MI +VMP.U MI U V ST0 OE# OE# MI MI_PR MISEE_PR R 0K MI_PR [] +VMP MISEE_PR Q TEU MISEE_PR [] R 0-0 INSPKL+ INSPKR+ 00U/.V + *00U/.V-ELE INSPKL+_ R INSPKL+_ 00 INSPKR+_ INSPKR+_ R 00 *00U/.V-ELE R 00U/.V *K L L R *K FM0K FM0K INSPKL+_ INSPKR+_ 00P 00P HPSEE N HP-JK-GREEN-N MI M R *00K S0W-MI R *.U *0K M *.U + - U *LMM MI S0W-MI R *K R *0K S0W-MI S0W-MI R *0K *.U S0W-MI R *00K 0 *0P U + *LMM - INT_MI MI INT_MI L FM0K MI_L INT_MI L *FM0K 00P N MI-JK-PINK-N MI R MI 0 MI S0W-MI MI JMI *MI-S R0 *0 +V.U L 0.U T0W-M 0.U 0.U U VIN J I VOUT VOUT S0W-MYP 0U R /F 00 m 0.U M.V.0U M R 00K R.K.U EL Q,R--00 MOIFY R 0/F Place this close to M ONN [] -PISPK [] PSPK U SH R.K P_EEP P_EEP P_EEP U R K P_EEP [,] FROM 0K HNGE TO K---00 MOIFY PROJET : KT Quanta omputer Inc. P SPEKER Size ocument Number Rev ustom TP0&udio Jack ate: Friday, ugust, 00 Sheet of

19 -ROM ONNETOR [,] R 0U R R.K R VPU [,] [,] _ L 0 0U 0U Place these parts close to M ONN [] IERST _ L R0.K R.K R0.K R.K R.K +V R 0K -IERST Q TEU _ L 000P -IERST SR SR SR SR SR SR SR SR0 -RSIOW RSIORY SIRQ RS RS0 -RSS -LE T0W- _PSEL R.U 0 R 0 JPROM P SR SR SR0 SR SR SR SR SR RSREQ -RSIOR -RSK RS -RSS T0W-.0U.U +V RSREQ SR SIRQ L HI00Q0R-00 0U R R +V.K 0K R.K R 0K RSIORY [] S_LN [] S_MOENEN OUT VPU R 00K Q TEU OUT VPU R 00K Q TEU.U.U Q0 SI.U.U.U MV LNV.U / +V SUY-0-00GT-P ROM--0-KT +V R +V +V Q0 0 Q Q [] -RV0 -HLE -LE *TEU TEU *TEU TIVELE TIVELE [] S[0..] [] P[0..] [] EL_RP---0 MOIFY N SR0 SR SR SR SR SR SR SR RP 0 X S0 S S S S S S S RP PR0 PR PR PR 0 PR PR PR PR X P0 P P P P P P P [,] LN_TPO+ [,] LN_TPO- [,] LN_TPI+ [,] LN_TPI- LN_TPO+ LN_TPO- LN_TPI+ LN_TPI- *S-0-00 Overlay these two components SR SR SR0 SR SR SR SR SR RP0 0 S S S0 S S S S S RP PR PR PR PR0 0 PR PR PR PR P P P P0 P P P P X X +V L HI00Q0R-00 RS0 RS RS -RSS -RSS -RSIOR -RSIOW -RSK RSIORY RSREQ SIRQ 0U R R R -IERST PR PR PR PR PR PR PR PR0 RPREQ -RPIOW -RPIOR RPIORY -RPK PIRQ RP RP0 -RPS -HLE T0W-H RP 0 X 000P IRQ H ONNETOR JPH H_SUYIN S0 [] S [] S [] -SS [] -SS [] -SIOR [] -SIOW [] -SK [] SIORY [] SREQ [] IRQ [] Place these close to IE ONN PR PR PR0 PR PR PR PR PR PSEL RP -RPS T0W-H.U +V R 0 RPREQ R 00K PR PIRQ R RP0 RP RP -RPS -RPS -RPIOR -RPIOW -RPK RP0 0 X RPIORY R RPREQ R PIRQ R R.K R PM [] 0K 0K R.K RPIORY IRQ P0 [] P [] P [] -PS [] -PS [] -PIOR [] -PIOW [] -PK [] PIORY [] PREQ [] IRQ [] [] T0W-LNRX EL R,R,----0 MOIFY.U T0W-LNRX U0 LN_TPO+ T T LN_TPO- T+ TX+ 0 T- TX- LN_TPI+ LN_TPI- R+ RX+ R- RX- T T TPL-.U N FOX=JM-L00 LT PMJ PMJ PMJ PMJ LT R 000P/KV 000P/KV ML PLWS00SQ R R [,] -LN_LINK ML PLWS00SQ S0W-TIP S0W-RING LT J M 000P/KV -LN_LINK R +V *000P R 0 PMJ_ PMJ_ PMJ_ LT PMJ_ LT R 0 +V *000P -LN_T [,] PMJ_ PMJ_ PMJ_ PMJ_ JLN 0 G G FOX_JM-LH JM-LH-P-RV *P *P 0 *P 00 *P PROJET : KT Quanta omputer Inc. Size ocument Number Rev IE,RJ/&PowerSW Friday, ugust, 00 ate: Sheet of

20 U +V 0U 0U RT_R RT_ [,] [,] [,] [,] VSUS MST KPT MSLK KPLK +V L L0 L L VSUS F T0W-PSV FUSE K0HS0 K0HS0 K0HS0 K0HS0 00P 00P L PY00T-00 00P 00P T0W-PSV JPS.U FOX-MH-WRF PS/ PORT.U [] -OMP [] -RTS [] -TR +V [] TX [] -SR [] RX [] -TS R [] - [] -RI 0K -RTS -TR TX -SR RX -TS - -RI.0U 0.U TI TO TI TO 0 TI TO RIO RI RO RI RO RI RO RI RO RI FOREON FOREOFF# INVIL# 0 ROUT + V - V+ + V- - MX <ST PRT FIEL> +V -RTS -TR TX -SR RX -TS -.U.U SS RI.U 0U 0U 0U RT_G LK T VSY 00.U U WZ R M R00 Q +V +V U WZ Q [] [] TOUHP OR ON -TP_SW -TP_LE [] TPT [] TPLK VPU PWRLE [] TIVELE [] -TLE [] -TLE0 -TP_SW -TP_LE TPT TPLK R R0 0 R 0 R 0 R 0 R K R 0 0 P.U.U T0W-TPV P 0K.U L T0W-TPV JPTP 0 ES--0-0-P-LUV PY00T-00 +V [,] RI [] -TR [] -TS [] TX [] -RTS [] RX [] -SR [] - RI -TR -TS TX -RTS RX -SR - RP 0X RP 0X 00P 00P 0 00P 00P 00P 00P 00P 00P JOM -SUP L +V 0U [,] -PWRLE TEU FJHS00 TEU HSY PWRLE R R00 0U 00K [,] P0 [,] -UTOF [,] -ERROR [,] P P0 -UTOF -ERROR P RP0 -RF -RERROR RP RP P0 -UTOF -ERROR P T0W-LPTV P P P LK T -RT_SENSE [,] RT_R [,] RT_G [,] RT_ lose to Second FN(TOP) lose to lose to +V,, NO INSTLL---0 MOIFY R00 RT_R L KLL RT_G L KLL RT_ L KLL R R R0 P *0P *0P *0P RT.U T0W-RTV RT_R RT_G RT_ T P P RT PORT 0 JRT -SUP P RT -RT_SENSE [,] [,] P [,] -SLTIN [,] -PINIT [,] P [,] P [,] P [,] P [,] P [,] SLT [,] PE [,] -K [,] USY RP X P RP -SLTIN -RSLIN -PINIT -RINIT P RP RP X P RP P RP P RP P RP RP0 X SLT RSLT PE RPE -K -RK USY RUSY RP X.KX RP P -SLTIN -PINIT P.KX RP P P P P.KX RP SLT PE -K USY.KX -STROE R.K [] VSY [] HSY [,] LK [,] T [] VSY VSY U HTGH T0W-RTV U0 HSY LK R.K R.K T [] HSY Q Q R0 K R K *.U HTGH N00E +V N00E EMI VSY HSY LK T R R.K.K T0W-RTV R.K RT R 0 R 0 R 0 R 0 R.K RT VSY HSY 0 P P P P FROM P HNGE TO RT P---0 MOIFY R 0 R 0 0.0U 0 000P 0 00P EMI RT [,] -STROE -STROE R JLPT -SUP-PURPLE -RSRTOE -RF RP0 -RERROR RP -RINIT RP -RSLIN RP RP RP 0 RP RP -RK 0 RUSY RPE RSLT LPT ONN. RP -RERROR -RF RP0 RP -RSLIN -RINIT RP RP RP RP RP RSLT RPE -RK RUSY -RSRTOE P P P P 0PX 0PX 0PX 0PX 0P PROJET : KT Quanta omputer Inc. Size ocument Number Rev RT,TP,LPT,Serial Friday, ugust, 00 ate: Sheet of

21 Second source P TS() ustom 0 Friday, ugust, 00 Size ocument Number Rev ate: Sheet of _SLK _ST T0W-R0 T0W-R FRME -STOP PLK_ -E -E0 -E -E -REQ -GNT ISEL -IRY -TRY -EVSEL -PERR -PLKRUN PLK_ IS0 T0W-PLLV S0W-_X L_TP0- L_TP0- L_TP0+ L_TP0+ _TP0- _TP0+ _TP0- -SERR PR L_TP0+ L_TP0+ L_TP0- L_TP0- _TP0+ S0W-_X +V +V +V +V +V +V +V +V +V +V +V P *0P.U.U P *0P.U R 00K *0P 0.U R 0 Y0.MHZ R0 0.U L KHM.U R.K Y *.MHZ ML *M-000.U R 00.U.U 0U R.K.U R.K.U U NM0 0 V SL S WP R * R 0K *0P.U.U R.K R.K.0U R.K R *0.0U R./F R./F 0P U R./F Quanta omputer Inc. PROJET : KT R./F R.K/F.U.0U PI INTERFE PHY PORT 0 POWER LSS EEPROM US FILTER RYSTL IS URRENT U TS RST- E0- E- E- E- PR ISEL STOP- EVSEL- TRY- IRY- FRME- GNT- REQ- SERR- PERR- G_RST- PI_LK INT- GPIO GPIO ST SLK VP VP VP VP VP V V V V V V V PLLV V V REG REG LKRUN- PI_PME- PLL REG_EN# V V V TEST0 TEST TEST TEST TEST TEST TEST N TEST YLEOUT YLEIN PS P0 P P TP0+ TP0- TP0+ TP0- TPIS0 R0 R X0 X F0 F V.0U.0U.0U.U.0U.U R K JT FOX UV-G R.K/F *0P [0..] [,,,,,] -STOP [,,,,,] -FRME [,,,,,] -E [,,,,] -E [,,,,] -E [,,,,,] -E0 [,,,,,] -GNT [,] -REQ [,] -TRY [,,,,,] -EVSEL [,,,,,] -IRY [,,,,,] -PERR [,,,] -PI_PME [,,,] -PLKRUN [,,,,] -PIRST [,,,,] PLK_ [] -INT [,,] -SERR [,,,,,] PR [,,,,]

22 U P PI SIGNLS MII POWER Place R,R and close to Transformer because transformer is very far from LN chip in KT [,,,,0,] [0..] 0 TPTP 0 TPTM 0 TPRP TPRM MS# R MWR# MR# 0 0./F 0 EESEL T0W-LNRX 0 EESEL 0 M/EELK 0 M/EELK 0 M/EEI M/EEI 0 M/EEO M/EEO 0 0 M0/LET -LN_T [,] 0 -LN_LINK0M M/LE0LNK -LN_LINK00M M/LE00LNK PLK_LN S0W-LN_X P X S0W-LN_X 0 X R Y R 0 M MHz M0 * M P M 0 M M *0P M 0 M 0 M S0W-LNVREF R0 0K/F VREF [,,,,0,] -E[0..] -E0 P -E E0# P 00 -E E# P -E E# T0W-LNRX E# RX U *.U *.U RX 0 T0W-LNFS [] PLK_LN R 0 PILK FS [,,,0,] -PIRST RST# TX LNV M [,,,0,] PR PR M LNV [,,0,] -PERR PERR# [,,,,0,] -SERR SERR# PI +V PI 0 [,,,,0,] -EVSEL EVSEL# PI [,,,,0,] -FRME 0 R 00 FRME# PI LNV ISEL PI [,] -GNT GNT# [,] -REQ REQ# IO T0W-LNVR.U [,,,,0,] -TRY TRY# IO [,,,,0,] -IRY IRY# IO 0U [,,,,0,] -STOP STOP# IO [,] -INT INT# IO LNV VUX PHY +V PWRGOO PHY [] -LN_PME PME#/LKRUN# SU SU [,,0,] -PI_PME OL/M SU T0W-LNRX [] R00 RS IO LNV M IO MIO IO L LNV IO T0W-LNRX RX0/M IO 0 KHM RX/M RX/M TXIO 0.U.U RX/M TXIO RXER/M0 TX.U RXV/M RXLK RX RXOE RX 0 TX0/M TX/M TX/M TX/M TXLK TXE# RSV 0 RSV RSV M M PI PI PI PI PI PHY PHY FS The difference between P and P is Pin T0W-LNFS T0W-LNFS R 0.U L KHM R./F.U LNV R./F LN_TPO+ LN_TPO- LN_TPI+ LN_TPI- R./F 0.U EESEL M/EELK M/EEI M/EEO -LN_LINK0M -LN_LINK00M 00P P0U Vf=.V N *S-0-00 U S V SK I O P0U -GR LN_TPO+ LN_TPO- LN_TPI+ LN_TPI- EL RP---0 MOIFY Overlay these two components +V LNV -LN_LINK [,].U.U.U.U.U.U.U LN_TPO+ [,] LN_TPO- [,] LN_TPI+ [,] LN_TPI- [,] LNV 0.U.U.U.U.U.U.U.U 0.U Size ocument Number Rev NS-VNG(LN) ate: Friday, ugust, 00 Sheet of U PROJET : KT Quanta omputer Inc.

23 +V +V VSUS V +V EMI L FJHS00 +V_PR EMI +V_PR +V L lose to Q FMJ0HS0.U.U.U.U.U.U 0.U 0.U 000P 000P 000P 0 000P.U.U.U.U 0.U 000P 000P.U 0.U.U.U.U.U.U.U.U.U [] PORT REPLITOR onnector Test P adding from revision +V +V Test P adding from revision V R 0K +V ON T T R 00K T T TIP RING T [] RF_ENLE T LN LN T00 SS LN LN T0 T0 LN LN 0 T0 OK_OK [,,] T0 R 0 LN LN KPT [,] T0 [] -RF_ON_LE LE_GP LE_YP KPLK [,] T0 T0 LE_GN LE_YN MST [,] PS T0 T0 MSLK [,] [,,0] -INT -INT +V +V +V -INT 0 -INT [,] USP- [] R(IRQ) R(IRQ) USP+ [] US VSUS PLK_MPI +VUX [,] -RT_SENSE USP- [] PLK_MPI PILK -RST -PIRST [,,,0,] [,] SLT USP- [,] USP+ +V [,] PE USP+ [,] US [,] -REQ0 -REQ -GNT 0 -GNT0 [,] [,] USY PRINTER RT PR +V [,] -K -PI_PME RT_G_PR [,,,,0,] -PME -PI_PME [,,0,] [,] P[0..] +V_PR P RT_R_PR [,,,,0,] (V) RT P 0 0 [,,,,0,] 0 P HSY [,,,,0,] +V P HSY [] [,,,,0,] [,,,,0,] P T [,] +V_PR PLK_MPI (V) [,,,,0,] 0 P [,,,,0,] -E -E [,,,,0,] MINI-ISEL 0 P -SLTIN [,] [,,,,0,] ISEL 0 P0 -PINIT [,] R *00 -ERROR [,] [,,,,0,] R0 [,,,,0,] [,] LK 0 VSY -UTOF [,] [,,,,0,] 0 0 [,,,,0,] [] VSY -STROE [,] * PR PR [,,,0,] R 0 LN_TPI+ [,,,,0,] [,,,,0,] LN_TPI+ [,] 0 LN_TPI- [,,,0,] -E -E [,,,,0,] +V_PR LN -LN_T LN_TPI- [,] [,,,,0,] -IRY -IRY [,] -LN_T -LN_LINK LN_TPO+ +V -FRME -FRME [,,,,0,] [,] -LN_LINK LN_TPO+ [,] LN LN_TPO- [,,,,0] -PLKRUN +V_PR -LKRUN -TRY -TRY [,,,,0,] - LN_TPO- [,] [,,,,0,] -SERR *0P -SERR -STOP -STOP [,,,,0,] [] - 0 -SR +V [] -SR RX SPIF [,] [,,0,] -PERR -PERR -EVSEL -EVSEL [,,,,0,] [] RX -RTS TV_LUM [,,,0,] -E -E [] -RTS RS TX TV_LUM [,] [,,,,0,] [,,,,0,] [] TX -TS TV_OMP [,,,,0,] [] -TS TV 0 -TR TV_OMP [,] [,,,,0,] [,,,,0,] [] -TR RI TV_HROM [,,,,0,] 0 0 [,] RI TV_HROM [,] [,,,,0,] [] HPSEE_PR MI_PR [,,,,0,] -E0 -E0 [,,,,0,] MI_PR [] R 0K [,,,,0,] +V [] MISEE_PR VSUS LINEOUTR_PR +V +V 0 [,,,,0,] LINEOUTR_PR [,] udio [,,,,0,] [,,,,0,] LINEINR_PR LINEOUTL_PR US_ISONN (V) [,,,,0,] [] LINEINR_PR LINEOUTL_PR [,] [,,,,0,] 0 0 [,,,,0,] SS R 0 LINEINL_PR +V +V (V) R USP+ [] [] LINEINL_PR +V_PR 00 R 0 [,,,,0,] SERIRQ USP- [] 0K R 0K 0 0 USP0- +V_PR USP0- [,] 0 0 USP0+ [,,] _SY SY MEN [,] -SYS_SHN USP0+ [,] US0 [] _SIN 0 SIN0 SOUT 0 _SOUT [,,] [,] _ITLK_M 0 ITLK SIN 0 V 0 0 R0 0K P0 P0 0 -_PRIMRY -RESET 0 -_RESET [,,] R EEP -MPIK [] T0W-JUSV 0 P0 P0 0 US_ON [] SS +MI +SPK 0 0 G0 G0 0 US_wake up -MI -SPK +V 0 G0 G0 0 0.U R 0K N [] US_ONNET -RI +V +V +VUX JE_W-00SV-VF-N-T VSUS W-00SV-VF-N-0P-LH-KT P P USP0- *MINIPI TYPE III 000P MI_PR P USP0+ 000P LINEINR_PR P P USP- USP+ 000P LINEINL_PR +V 0.U 0 000P LINEOUTR_PR 0 P P VSY HSY lose to R lose to MINI-ISEL U R0 0K R00 0 R 00 LN_EN [] 000P LINEOUTL_PR EMI P -LN_LINK P -LN_T P LN_TPI+ lose to TW0FU P LN_TPI- P LN_TPO+ +V P LN_TPO- U TW0FU RT PR RT_G_PR RT_R_PR 0 0P 0P L K0LL0 L K0LL0 L K0LL P RT_ RT_G RT_R *0P *0P *0P RT_ [,] RT_G [,] RT_R [,] TV_LUM TV_OMP TV_HROM lose to PR P P P EMI 0,, N,, REFERE SWP FOR LYOUT NO INSTLL PROJET : KT Quanta omputer Inc. Size ocument Number Rev MINI-PI&Port REP Friday, ugust, 00 ate: Sheet of

24 E E SSTSF00-0NH Strapping 0mil 0mil This is LOW active / NS0 ustom Friday, ugust, 00 Size ocument Number Rev ate: Sheet of MINON MTV SUSON IN -SUS -PWRLE L/- -SUS /- KPT -NSWON NPWROK MSLK T0W-0V MT MST KPLK KG0 -NSWON S[0..] S[0..] FNON -SET V-SET HWPG TPT TPLK -0RI PURET MTEMP RF_ENLE MX0 S S S S0W-PU_X MY MY MY MY MY MY S S S S 0 S MY0 S0 MX MX MX MX MX S MY MY MY MY S0W-PU_X 0 EN MY MY S S S S S S S0 S S S S S S0 S S S MY0 MY MY MX MX TPLK MSLK KPLK TPT MST KPT -IOSEL MLK MT -VOLMUTE -HOL S MLK -MOEM_RI 0 0 MT MLK PURET T0W-0V MX MX MX MX MX MX0 MX MX MY0 MY MY MY MX MX MY MY MY0 MX MX MX MY MY MX0 MY MX MY MY MY MY MY MY MX RVON -R NPWROK IN_VOT V_W VRON S0W-PU_X MY0 MY MY MY MX MX MY MY MY0 MX MX MX MY MY MX0 MY MX MY MY MY MY MY MY MX -IOSEL -0_ROMS -ROMOE -ROMWE IN_VOT V_W -E-NIH -OVT -SYS_THROT -E-NIH -HOL -0RI -IN RF_ENLE VPU VPU VPU VRT REFV VPU +V +V VPU VPU VPU VPU VPU VPU VPU VPU REFV VPU VPU LNV VPU VPU VPU +V VPU VPU VPU VPU VPU.U RP 0K-0PR 0 0.U R00 U P0-PIN TQFPS H0 H H H H H H H H H H0 H H H H H H/P H/P H/PE0 H0 H H H H H H H HIOHRY HIOW# HIOR# HEN/FXST# HMEMW#/P HMEMR#/P HMEMS#/P0 IRQ IRQ SI#/IRQ IRQ# ROM0 ROM ROM ROM ROM ROM ROM ROM ROM ROM ROM0 ROM ROM ROM/E0 ROM/E ROM/PG ROM/P ROM/P ROM/PE ROM0 ROM ROM ROM ROM ROM ROM ROM KX KX KSOUT0 KSOUT KSOUT KSOUT KSOUT KSOUT KSOUT KSOUT KSOUT KSOUT KSOUT0 KSOUT KSOUT KSOUT KSOUT KSOUT KSIN0 KSIN KSIN KSIN KSIN KSIN KSIN KSIN R# SEL0# WR0# Y.KHZ-S P R 00 Quanta omputer Inc. PROJET : KT R K R 0K.U R00.U R00 SS.U T JPIOS PL-P E# OE# WE# VPP 0 V.U R 0K R 0K R0 *0K R *0K.U R 0K R0 0K U 0 0 V SL S WP.U U WZ R0 00K U.U R 0K Q TEU Q TEU Q TEU Q TEU Q N00E 0.U R *0 JPKEY MY MY MY MY0 MY MY MY MY0 MY MY MY MY MY MY MY MY MX MX MX0 MX MX MX MX MX 0 U 0 SS 0.U R00 R 00K R 0K RP.K-0PR 0 SS 0PX R00 0PX P 0 0PX R 0K 0PX R 0M 0PX Q0 TEU Q TEU 0PX Q TEU R00.U R 0K U P0-PIN P0/RING P/SMLK PSMT P/T P/T P/G0 P/R# P/SWIN P0 P P P/EXTINT0 P/EXTINT P/EXTINT P/PSLK P/PST PSLK PSLK PST PST P0/0 P/ P/ P/ P/ P/ P/MINON P/HWPG 0 PF0/ PF/ PF/0 PF/ PF/ PF/ PF/ PF/ PG0 PG PG PG PH0/ST0 PH/ST PH.ST PH/PFS# PH/PLI# PH/ISE# VREF V V V V V 0RESET NPWROK PWRFIL# 0 VT R 0K P Q0 TEU R 0M Q TEU R 00K SS KPT [,] -NSWON [] RIGHT [] REFON [] -SUS [] L/- [] -KSMI [] MSLK [,] /- [] -SUS [] MST [,] -SET [] KPLK [,] IN [] -SUS [,,] -NSWON [] S[0..] [,] S[0..] [,] -TLOW [] HWPG [,,,] MINON [,,,] V-SET [] MTV [] -PWRLE [,] IOHRY [,] IRQ [] -MEMR [,] -MEMW [,] -SI [] -IOR [,] IRQ [] -IOW [,] KG0 [] TPLK [] TPT [] -VOLMUTE [] -IOSEL [] -SWI [] -ROMWE [] US_ON [] -QS [] -TLE0 [] -TLE [] -ROMOE [] FNON [] RF_ENLE [] US_ISONN [] S_MOENEN [] M_RING [,] [0..] [] NPWROK [] -QS [] -QS [] -QS0 [] -QS [] REFP [] REFV [] -IOSS [,] SUSON [,,] FNON [] -R [] 0 [] -LN_PME [] EN [,] MT [,] MLK [,] -MOEM_RI [] VRON [] +_VMINON [] IN_VOT [] V_W [] MTEMPV [] -OVT [] -SYS_THROT [] -IN []

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V

More information

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0

More information

VIA Apollo ProMedia Board Schematics

VIA Apollo ProMedia Board Schematics VI pollo ProMedia oard Schematics 0TF TITLE SHEET No. OVER SHEET SOKET 0 PROESSOR, NORTH RIGE VT0/, SOUTH RIGE VT/, LOK SYNTHESIZER GTL+ US N PULL UP RESISTORS SRM IMM SLOTS / 0 PI SLOT & PI SLOT PI SLOT

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

JE2.1 Block Diagram MBX-114

JE2.1 Block Diagram MBX-114 Intel Pentium W PIN mpg JE. lock iagram MX- R VRM MX RT L VOUT R/G/ LVS SIGNL TV SIGNL TI REON (M+X) GP bus System bus /MHz NORTH RIGE TI RSMP RM SIGNL R LOK R SO-IMM / PI bus TI-PI (SNGHK) Mini PI Wirless

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

Am186CC and Am186CH POTS Line Card

Am186CC and Am186CH POTS Line Card RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface. S J TXR0 TXR TXR TXR[:0] TXR TXR LK TX[:0] TX0 TX TX0 TX TX TX TX TX TX TX TX TX TX TX TX TX R 0K R 0K J J0 PIV R 0K TXPR R0. H/E0 H/E H/E TXLV TXSO J J HRST HLK HPERR HGNT HISEL HEVSEL HSTOP HTRY HIRY

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14 A ISIONS ZONE LTR ESRIPTION ATE APPROVE A INITIAL RELEASE --_0:0 J 0 0 0,,,, AF JP PAR [:0] ON PIV 0 SO LAV EN LK PHYS M LK STAT_A M0 M R R R R R R R 0K J J AR AR[:0] AR AR AR AR0 AR AR[:0] AR AR AR AR0

More information

POWER Size Document Number Rev Date: Friday, December 13, 2002

POWER Size Document Number Rev Date: Friday, December 13, 2002 R0 [ /W 0 0.00uF/00V - D0 KP0M L0 L D0 N 0 00uF/00V 0 0.uF R0 M [ /W R0 M [ /W R0 M [ /W R0 M [ /W 0 0.00uF/KV D0 PS0R 0 0uF R0 00K [ W D0 FR0 R0 0 [ /W O O T0 O,, POWER X'FMR 0, D0 DQ0 R [ /W 0.00uF/00V

More information

Stand by & Multi Block

Stand by & Multi Block _NEUTRL LX0S _LIVE 0.,.0mH + 0%, - 0% HOT Stand by & Multi lock TM0S MULTI TRNS(EER) M /KV RM0 M0 K/W(R) /00V M SFF00G(00V/0) 0 M0 M0 UF00 UF00 M UF00 OL M.uF/0V(L0W) QM OL S-GN ZM MMZVTG RM RM 00K(0)F

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

3JTech PP TTL/RS232. User s Manual & Programming Guide

3JTech PP TTL/RS232. User s Manual & Programming Guide JTech PP-00 TTL/RS User s Manual & Programming Guide Revision. J Tech o., Ltd. Fu-Hsing N. Rd., F Taipei, Taiwan Tel: +--00 9 info@jtech.com.tw JTech (J Eng.), Inc. E. Valley lvd., Suite ity of Industry,

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31] V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT LTER YLONE III EP evelopment & Education OR SHEMTI ONTENT PGE TOP MEMORY OVER PGE, TOP SRM,FLSH 0 ~ 0 0 ~ 0 ISPLY VG, LE, SEGMENT 0 ~ 0 IN/OUT LOK, PS, RS, UTTON, SWITH, ONNETOR,S R 0 ~ FPG yclone II EP

More information

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160 Service Service Service W-V0 0-0 Product Service Group udio Service Information lready published Service Informations: ORRTION TO SRVI MNUL elow are corrections to the circuit diagram parts list: OMI OR

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

Renesas Starter Kit for RL78/G13 CPU Board Schematics

Renesas Starter Kit for RL78/G13 CPU Board Schematics Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port

More information

PCnet-FAST+ Am79C PQFP

PCnet-FAST+ Am79C PQFP NOTE: Place bypass caps close to power pins. EEPROM Pnet-FST+ m 0 PFP EEPROM Revision ate rawn omments 0 S Initial Release. NetPHY-LP LT Reference esign 0// S // // RF NetPHY-LP_LT_ Wednesday, ugust, NetPHY-LP

More information

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5. lock iagram I R Select I/SPI Mode Select MLK Source ommunication PG. US to I/SPI IS Signals PG. nalog Inputs PG. IS Interface Line-In / Microphone nalog Outputs PG. Headphone SGTL PG. igital Header P PSI

More information

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP MU ROOTIS / ORO MU_NRESET R_[0..] R_[0..] R_ R_ R_ R_ R_ R_0 R_0 R_ R_ R_ R_ R_ R_ OTG_S_VUS OTG_S_N OTG_S_P OTG_S_I OTG_S_O OTG_S_PWR OTG_S_I OTG_S_N OTG_S_P OTG_S_O OTG_S_VUS UT_USER UT_USER SW_USER

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09

Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09 Table of ontents Notes F & PL MRM, S & SFLSH OPTIONL PORT Rev X0 escription onvert into FSL template Revisions X ll parts FL //0 X Replaced U with the correct part //0 X X Replaced some components with

More information

H-LCD700 Service Manual

H-LCD700 Service Manual H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient

More information

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2 --00_: RV;E,F,G,H,J,K,L,M,N,P,R V;H,H,J,J,K,K,L,L,M,M,N,N,P,P V;,,,,,,,E,E,F,F,G,G SMOE MOE S EXP EXP EXP0 HIPI HIIPI HIPI HIPI0 EXTFILTER GN_ GN_0 IN- IN+ EN- EN+ VREF V_ES N RY PLK PULK LK SYN SYN SYN

More information

DOCUMENT NUMBER PAGE SECRET

DOCUMENT NUMBER PAGE SECRET OUMENT NUMER PGE SERET / SERET OUMENT NUMER PGE / Spartan onfiguration SPI Flash Q S V W/VPP HOL VSS U MPVME R 0 R.K 0.U 9 IO_LP 0 IO_LN VREF_ G IO_L9P_ G IO_L9N_ F IO_L0P_ F IO_L0N_ IO_L9P_ IO_L9N_ 0

More information

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/ Power power.sch udio SOUN_OUT audio.sch Phi P[0..] P[0..] Phi P[0..] P[0..] PU Phi P[0..] P[0..] [0..] [0..] I/O MP ROMIS Phi [0..] [0..] I/O MP ROMIS Phi UL [0..] [0..] VI_S MP ula.sch LUE RE SYN M[0..]

More information

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF. POWER_KEY POWER_OFF US_IN WKEUP H_ET HG_STTUS PLYKEY +VRT VT VUS +VRT LI_.V LI_.V VUS VT VTT VTT VTT +V +V +V +V VTT V +V T uf uf R k R k uf uf R k R k VIN VOUT U XPM U XPM Vbat ON ON ON ON KW ON/OFF KW

More information

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please

More information

CD300.

CD300. 00 Service Information www.laney.co.uk 9 9 -V J R9 N N N R R K K U/0V I R K U/0V R R R K K K N N R0 V U/0V 0 U/0V R 0K R 0K U/0V W 00K R9 M I R 00 U/0V 9 W W0K R 0K R K 0 0 R K W W0K K R0 MP K U/0V R 0K

More information

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2.

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2. +.0V IN J PJ-0 _ONN VUS JP JUMPERT VUS_FP 00 F FERRITE_E..V U TPS0 GN F TGN PF R.K % VP. R K %.V /.V ORE.V I/O U TPS0 JP VP JP HR VP_GL U TPS0 R.K LM0EM -. JP HR VORE_GL VORE. GN F TGN 0 PF R.K % R K %.

More information

ALEX +12VBUS PTC 1A J17 PTT U1B. 126 IO_VB1N1_14/DIFFIO_L10p/FLASH_nCE/nCSO FLAGB NCS0 SLWR. IO_VB1N1_9/DIFFIO_L7p/DQS2L/CQ3L/CDPCLK0 RUP3

ALEX +12VBUS PTC 1A J17 PTT U1B. 126 IO_VB1N1_14/DIFFIO_L10p/FLASH_nCE/nCSO FLAGB NCS0 SLWR. IO_VB1N1_9/DIFFIO_L7p/DQS2L/CQ3L/CDPCLK0 RUP3 F PT VUS J J HEER X V_LEX V LEX LEX_SPI_SO LEX_SPI_SO R R LEX_SPI_SK LEX_SPI_SK LEX_SPI_RX_LO LEX_SPI_RX_LO R LEX_SPI_TX_LO LEX_SPI_TX_LO R FW_PWR REV_PWR 0 LEX HR 0P LEX J HR P R PWR IN THRU FW_PWR REV_PWR

More information

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia MicroL MicroLon.Sch Timers_nalog Timers_nalog.Sch IO ufferingsch IO uffering.sch Power Supply Power Supply.Sch Mitsubishi ackplane oard ate: THE UNIVERSITY OF NEWSTLE University rive allaghan NSW 0 ustralia

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

Conditional Simulation of Random Fields by Successive Residuals 1

Conditional Simulation of Random Fields by Successive Residuals 1 Mathematical Geology, Vol 34, No 5, July 2002 ( C 2002) Conditional Simulation of Random Fields by Successive Residuals 1 J A Vargas-Guzmán 2,3 and R Dimitrakopoulos 2 This paper presents a new approach

More information

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND R White R Red _TX_Q_P J 0-0 0 _TX_I_P _TX_I_N _TX_Q_P _TX_Q_N L _TX_I_P _TX_I_N.R -d ttenuator.r.r 00pF_0V JP SM _TX_Q_P _TX_Q_N _TX_Q_P _TX_Q_N GN VV VV VV_TX VV VV VV_TX Modulator L L PowerSupply J POWER

More information

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N NOTES: ISION LOK. Unless otherwise stated: Resistors are mw, % tolerance. apacitors are V, % tolerance.... J Port and Net Name scopes for this project are: Port NOT Global (connected via Sheet Symbols)

More information

ALEX +12VBUS PTC 1A J17 PTTOUT U1B 3V3 C IO_VB1N1_14/DIFFIO_L10p/FLASH_nCE/nCSO FLAGB NCS0 SLWR RUP3

ALEX +12VBUS PTC 1A J17 PTTOUT U1B 3V3 C IO_VB1N1_14/DIFFIO_L10p/FLASH_nCE/nCSO FLAGB NCS0 SLWR RUP3 F PT VUS J J V_LEX V LEX LEX_SPI_SO LEX_SPI_SO R R LEX_SPI_SK LEX_SPI_SK LEX_SPI_RX_LO LEX_SPI_RX_LO R LEX_SPI_TX_LO LEX_SPI_TX_LO R FW_PWR REV_PWR 0 LEX HR 0P LEX J HR P R PWR IN THRU HEER x/sm PTTOUT

More information

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3. Title Page lock iagram MU & rduino Headers OSM & Power Supply On-board Peripherials Revisions Rev escription ate -Jun- V.0 -Feb- pproved Microcontroller Product Group 0 William annon rive West ustin, T

More information

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0 0 - limentacion 0 - onector Externo 0 - daptacion Puerto Serie 0 - Modem SIM00 TT_VOLTGE VN_ TX TX_U RX_GSM RX_GSM HRGE_STTUS P. RX RX_U TX_GSM TX_GSM ST_ ST_ P. P. P. P. R 0 R 0 TR_U RI_U TR_GSM TR_GSM

More information

On Hamiltonian Tetrahedralizations Of Convex Polyhedra

On Hamiltonian Tetrahedralizations Of Convex Polyhedra O Ht Ttrrzts O Cvx Pyr Frs C 1 Q-Hu D 2 C A W 3 1 Dprtt Cputr S T Uvrsty H K, H K, C. E: @s.u. 2 R & TV Trsss Ctr, Hu, C. E: q@163.t 3 Dprtt Cputr S, Mr Uvrsty Nwu St. J s, Nwu, C A1B 35. E: w@r.s.u. Astrt

More information

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND TP RN V_ORE N_ N TP LKORY_ N_ LKORY S S_ TP RE TP LU EUT_ VP SLK SLK V V_E VIOLET TP VP XTL XTL R LKORY_ RN R TP LKORY_ N_ TP LKORY_ N_ LKORY S S_ RE TP LU EUT_ TP VP SLK V V_E VIOLET TP VP XTL XTL RN

More information

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA Table of ontents Title Page Notes Rev X escription Original Release Revisions ate Nov--0 pproved Production Release ec--0 Production Release Feb--0 Microcontroller Solutions Group 0 William annon rive

More information

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE -0 Power us and Switches V OR V JK RIK VINT VINT JK

More information

QUANTA COMPUTER INC.

QUANTA COMPUTER INC. QUNT OMPUTER IN. PGE ontent PGE ontent 0 0 0 T PGE OVER T LOK IGRM NW/PS (HOST US) NW/PS (POWER/N) MH (Host bus) MH (GP bus & HU I/F) GMH (PWR & GN) GMH R- & R- IH-M(PU,PI,IE) IH-M (US,HU,LP) IH-M(POWER&GN)

More information

P a g e 5 1 of R e p o r t P B 4 / 0 9

P a g e 5 1 of R e p o r t P B 4 / 0 9 P a g e 5 1 of R e p o r t P B 4 / 0 9 J A R T a l s o c o n c l u d e d t h a t a l t h o u g h t h e i n t e n t o f N e l s o n s r e h a b i l i t a t i o n p l a n i s t o e n h a n c e c o n n e

More information

HIgh Voltage chip Analysis Circuit (HIVAC)

HIgh Voltage chip Analysis Circuit (HIVAC) ate: esigner: RWING NO: SLE: SHEET: OF TOP MK HIgh Voltage chip nalysis ircuit (HIV) March H_I_RSEL H_I_RSEL H_I_SEL H_I_ H_I_ H_I_ H_I_SEL H_I_SW H_I_S H_I_S H_I_S H_I_P H_I_P H_I_P H_I_P H_I_PSH H_I_PSL

More information

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information.

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information. PGE PGE X00 & X00 hip H/W onfiguration Pins MHz rystal RJ- onnector o H ebugger onnector I onfiguration EEPROM (T0) Power and y-pass apacitors Serial us Schematic: I : I EEPROM SPI : T EEPROM (optional)

More information

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s A g la di ou s F. L. 462 E l ec tr on ic D ev el op me nt A i ng er A.W.S. 371 C. A. M. A l ex an de r 236 A d mi ni st ra ti on R. H. (M rs ) A n dr ew s P. V. 326 O p ti ca l Tr an sm is si on A p ps

More information

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O THIS RWING IS THE PROPERTY OF NLOG EVIES IN. IT IS NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR USE IN FURNISHING INFORMTION TO OTHERS, OR FOR NY OTHER PURPOSE ETRIMENTL TO THE INTERESTS OF NLOG EVIES.

More information

GIGABYTE GA-6OXT Reference Schematics

GIGABYTE GA-6OXT Reference Schematics E GIGYTE G-OXT Reference Schematics Revision :.0 TITLE OVER SHEET INTEL PIII SOKET-0 GMH (INTEL EP ) SRM SOKET (IMM,IMM,IMM) GP SLOT IH (INTEL 0) LOK SYNTHESIZER PI SLOTS ( PI,PI,PI,PI,PI ) FWH ( SST SL00

More information

NHT Pro. A20 Digital Meter. From Low. Voltage 3 R814. Power 3. Supply. From Left Power Amp. From. Rigjht 2. Amp R810 4.

NHT Pro. A20 Digital Meter. From Low. Voltage 3 R814. Power 3. Supply. From Left Power Amp. From. Rigjht 2. Amp R810 4. igital Meter R0.K V 0 0.UF U0 R 0 V R0 K 0 0.uF 0.V R9 R K K V V V 0 09 0 N0 0UF/V Low 0UF/V 00UF/V R R 00K 00K 0 pf Left N0 0 N N 0 VR0 0K 0 0.uF R 0M 0 0.uF k U0 9 0 V0 0.uF N0 V PI 0 09 R R 0 SPL GREEN

More information

Inverted Input A to make routing easier fix in FPGA U2 ADS62P4X LVDS ADC

Inverted Input A to make routing easier fix in FPGA U2 ADS62P4X LVDS ADC 0 0 opyright 0 ttus Research. nverted nput to make routing easier fix in U SX VS V _0 0 p V_TX: R0 R R R S_ S_ S_ S_ V_TX: U TR T/ RST S 0 S S S R R S R0 S 0 % V_ 0 _ V V_ 0 _ in 00 R in _0 0 0 _0 0 0

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information