SIT REV : 3A

Size: px
Start display at page:

Download "SIT REV : 3A"

Transcription

1 Inverter"WXG VIN(V): W.V: W Power / converter Page 0~ lcok Gen. K0-M PU IS0 / P-M(othan)/eleron IS0 Page / Page V lock iagram SIT RV : SVIO Page RT Page lviso-gm R /00 Page //// Page /0 WLN Mini-PI Page US portx(m) Page US portx(ocking) T moudle New ard Finger Printer US.0x MI PI-x PI-MHz IH-M zalia Page // zalia odec M. H MI(XT. & INT.) Page Page lanes to ocking ardus/s/ia R Page //0 MM/F PIL00ZF RJ to ocking Page Page RJ on board ocking Page SPIF USx RJ/RJ Keyboard mouse udio line out RTx STx Mini-PI(WWN) Page cceserometer 0 Page FWH 0 Page PS/ K/MS to ocking omparator (X/Y sense) LP Renesas HS/F Page HP(M) HP(OK) SPKR ST PT POWR-MP N Page OKI PMH G/ MSMR000-T-K Page RJ(M side) RJ(ocking) TML TPM TS0 Page Ia ST H Page 0 Page 0 Ultra ay O Page P PMI slot S R TypeI/II Page Page ard power switch R Page LP-LP ridge/serial/ir harging Touch Pad Page 0 K matrix Page I US sseti/ss T0 Page Page VISHY IR TFU0 Page LP interface/mhz PROJT : V Quanta omputer Inc. Size ocument Number Rev lock iagram Thursday, May, 00 ate: Sheet of

2 [] [] [] [] [] [] HST0# HRQ#0 HRQ# HRQ# HRQ# HRQ# [] [] H#[..] HST# [] [] [] [] [] [] [] ITP_TI ITP_TMS ITP_TK ITP_TO ITP_TRST# PURST# ITP_TK 0M# FRR# IGNN# STPLK# INTR NMI SMI# [] ITPLK_PU_M# [] ITPLK_PU_M H#[..] H#[..] 0M# FRR# IGNN# STPLK# INTR NMI R0 H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# HST0# HRQ#0 HRQ# HRQ# HRQ# HRQ# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# HST# *./F_ R lose to PU R0 *./F_ ITPLK_PU_M# ITPLK_PU_M TK signal is branched at othan pin PURST# is branched at lviso pin P # U # V # R # V # W # T # W 0# Y # Y # U # # Y # # U ST#0 R RQ0# P RQ# T RQ# P RQ# T RQ# F # # # 0# # # # # # # # # F # 0# F # ST# 0M# FRR# IGNN# STPLK# LINT0 LINT SMI# ITPTO U ITP_PURST# R GROUP 0 R GROUP othan_p ITP_TI ITP_TMS ITP_TO PURST# ITP_PRQ# ITP_TK ITP_TRST# ONTROL XTP/ITP SIGNLS THRM H LK TI TMS TK TO TRST# JITP RST# FO LKN LKP 0 GN0 GN GN GN 0 GN GN *ITP00 S# N NR# L PRI# J FR# L RY# H SY# M R0# THRM N IRR# INIT# LOK# J RST# RS0# H RS# K RS# L TRY# M HIT# K HITM# K PM#0 PM# PM# PM# PRY# 0 PRQ# 0 TK TI TO TMS TRST# R# PROHOT# THRM THRM THRMTRIP# ITP_LK ITP_LK0 LK LK0 S# NR# PRI# FR# RY# SY# HRQ0# IRR# PUINIT# HLOK# PURST# RS#0 RS# RS# HTRY# HIT# HITM# Molex - R 0/F_ R0./F_ R0 *./F_ R0./F_ R0 _ R0./F_ R0 0_ ITP_PM#0 ITP_PM# ITP_PM# ITP_PM# ITP_PRY# ITP_PRQ# ITP_TK ITP_TI ITP_TO ITP_TMS ITP_TRST# R# PU_PROHOT# THRM THRM THRMTRIP# PULK_PU_M# PULK_PU_M *00P_ VTT0 VTT VTP R# # PM0# PM# PM# PM# PM# PM# N0 N THRM VR0 ITP_R# ITP_PM#0 ITP_PM# ITP_PM# ITP_PM# ITP_PRY# ITP_PRQ# S# [] NR# [] PRI# [] FR# [] RY# [] SY# [] HRQ0# [] PUINIT# [] HLOK# [] PURST# [] RS#0 [] RS# [] RS# [] HTRY# [] HIT# [] HITM# [] T THRM [] THRM [] THRMTRIP# [,] T T VR0 VR0 R0 _ VR0 R _ PULK_PU_M# [] PULK_PU_M [] *0.U/0V/XR_ ITP_R# [] [] [] [] [] [] [] [] H#[0..] HSTN0# HSTP0# INV#0 HSTN# HSTP# INV# [] SLPS0_LK [] SLPS_LK T VR0 R K/F_ H#[0..] HSTN0# HSTP0# H#[0..] HSTN# HSTP# T T T0 T0 T H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# PM_PSI# H_GTLRF Layout note: 0." max length. R K/F_ U HYST GN T0 -OS VTMP V LMIM_XP VSW VSW PU front side bus select R0 K_ 0# # # # # # # 0 # 0 # # 0# # # # # # STN0# STP0# INV0# H # G # L # M # H 0# F # G # J # M # J # L # N # M # H # N 0# K # K STN# L STP# J INV# SLPS0_LK SLPS_LK Step FS 00 SL 0 0 SL0 PSI# SL0 SL RSV RSV F RSV RSV RSV U 0 0.U/0V/XR_ GTLRF SHUTOWN# [,,] T GRP 0 T GRP othan_p # Y # # T # U # V # R # R # R 0# # U # V # U # V # Y # # Y STN# W STP# W INV# T T GRP T GRP # # 0# # 0 # # # # # F # # F0 # 0# # F # F # F STN# STP# INV# 0 OMP0 P OMP P OMP OMP MIS RSV/PRSTP# G PSLP# PWR# PWRGOO SLP# 0 TST TST F 0 0 Step H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# OMP0 OMP OMP OMP PWR# PUPWRG H_TST H_TST 00 0 R *K_ R R R0 R R 0_ H#[0..] HSTN# HSTP# H#[0..] HSTN# HSTP# R *K_./F_./F_./F_./F_ THRMTRIP# HSTN# [] HSTP# [] INV# [] OMP0/ : Z0=. Ohm Trace OMP/ : Z0= Ohm Trace HSTN# [] HSTP# [] INV# [] H_PRSTP# [] H_PSLP# [] PWR# [] H_PUSLP# [,] VR0 SHUTOWN# PUPWRG [] Pin G: N for othan and PRSTP# for Yonah P TSTP test pad for THRMTRIP# on bottom side P TSTP test pad for SHUTOWN# on bottom side Size ocument Number Rev ustom othan PU (Host us) ate: Monday, May 0, 00 Sheet of R 00/F_ PROJT : V Quanta omputer Inc.

3 PU_VI0 PU_VI PU_VI PU_VI PU_VI PU_VI TP_V TP_V TP_V TP_VSNS TP_SNS PU_VI0 [] PU_VI [] PU_VI [] PU_VI [] PU_VI [] PU_VI [] VPUOR VPUOR VR VR0 VR0 VR0 VPUOR VPUOR VPUOR VPUOR VPUOR VPUOR Size ocument Number Rev ate: Sheet of othan PU (Power) ustom Monday, May 0, 00 Size ocument Number Rev ate: Sheet of othan PU (Power) ustom Monday, May 0, 00 Size ocument Number Rev ate: Sheet of othan PU (Power) ustom Monday, May 0, 00 VP decoupling PU_OR decoupling 0uF XR 0 /W * pcs VORP GNP 0U/.V/XR_ 0U/.V/XR_ P TSTP P TSTP 0U/.V/XR_ 0U/.V/XR_ 00 0U/.V/XR_ 00 0U/.V/XR_ 0 0U/.V/XR_ 0 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ Quanta omputer Inc. PROJT : V Quanta omputer Inc. PROJT : V 0U/.V/XR_ 0U/.V/XR_ R *./F_ R *./F_ 0 0.U/0V/XR_ 0 0.U/0V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ R *./F_ R *./F_ T T 0U/.V/XR_ 0U/.V/XR_ F F F F F 0 F F F F F F F F F F 0 F F F F F F F G G G 0 G G H H H H J J J J 0 J K K K K K L L L L 0 M M M M M N N N N N 0 P P P P R R R R R T 0 T T T T U U U U V V 0 V V V W W W W W Y Y 0 Y Y U othan_p U othan_p V0 V V V V V V V V V 0 V0 V V V V 0 V V V V V V0 V V V V 0 V V V V V V0 V V V V V V F0 V F V F V F V0 F V F V V 0 V V V V V V V0 V V V F V F0 V F V F V F V G V G V0 H V H V J V J V K V U V V V V V W V W V0 Y V Y V0 F V/RSV V/RSV N V/RSV VP0 0 VP VP VP VP VP VP VP F0 VP F VP F VP0 F VP K VP L VP L VP M VP M VP N VP N VP P VP P VP0 R VP R VP T VP T VP U VQ0 P VQ W VI0 VI F VI F VI G VI G VI H VSNS SNS F U othan_p U othan_p 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0 0U/V/FSX0XR 0 0U/V/FSX0XR 0 0.U/0V/XR_ 0 0.U/0V/XR_ 0 0U/.V/XR_ 0 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0U/.V/XR_ 0U/.V/XR_ T T 0U/.V/XR_ 0U/.V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ P TSTP P TSTP 0 0.0U/V/XR_ 0 0.0U/V/XR_ 0U/.V/XR_ 0U/.V/XR_ T T

4 VR0 [] H#[0..] H#[0..] H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# HXROMP HXSOMP HXSWING HYROMP HYSOMP HYSWING F H F K F J J H F K H H H K K J G H J L K J P L J P L U V R R P T R R U R T T R T V U W U V W W U U Y Y V Y W W Y Y W T L P U H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# HXROMP HXSOMP HXSWING HYROMP HYSOMP HYSWING HOST H# G H# H# H# H# 0 H# F H# H0# 0 H# 0 H# G0 H# H# H# F0 H# G H# G H# 0 H# H0# H# H# H# H# F H# G H# H# H# H# H0# H# F HS# F HST0# HST# HVRF J HNR# HPRI# RQ0# HPURST# H0 HSY# HFR# HINV#0 H HINV# K HINV# T HINV# U HPWR# G HRY# F HSTN0# G HSTN# K HSTN# R HSTN# V HSTP0# G HSTP# K HSTP# R HSTP# W HRY# F HHIT# HHITM# HLOK# HPRQ# HRQ0# HRQ# HRQ# HRQ# HRQ# HRS0# HRS# HRS# HPUSLP# G HTRY# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# S# HST0# HST# HVRF NR# PRI# HRQ0# PURST# SY# FR# INV#0 INV# INV# INV# PWR# RY# HSTN0# HSTN# HSTN# HSTN# HSTP0# HSTP# HSTP# HSTP# HIT# HITM# HLOK# HRQ#0 HRQ# HRQ# HRQ# HRQ# RS#0 RS# RS# HPUSLP# HTRY# H#[..] PULK_MH_M# HLKINN PULK_MH_M HLKINP LVISO S# [] HST0# [] HST# [] NR# [] PRI# [] HRQ0# [] PURST# [] SY# [] FR# [] INV#0 [] INV# [] INV# [] INV# [] PWR# [] RY# [] HSTN0# [] HSTN# [] HSTN# [] HSTN# [] HSTP0# [] HSTP# [] HSTP# [] HSTP# [] HIT# [] HITM# [] HLOK# [] HRQ#0 [] HRQ# [] HRQ# [] HRQ# [] HRQ# [] RS#0 [] RS# [] RS# [] H#[..] [] PULK_MH_M# [] PULK_MH_M [] HTRY# [] T T R 0_ VR0 R 00/F_ R 00/F_ 0.U/0V/XR_ H_PUSLP# [,] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [,0] [,0] [,0] [,0] [,0] [,0] [,0] [,0] [,0] [,0] [,0] [,0] Only HW straps FG{:0} and FG [:] are used for Mobile Intel GMS xpress hipset. MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP [] LK_SRM0 [] LK_SRM T [] LK_SRM [] LK_SRM T [] LK_SRM0# [] LK_SRM# T0 [] LK_SRM# [] LK_SRM# T0 K0 K K K SM_S0# SM_S# SM_S# SM_S# T T M_OT0 M_OT M_OT M_OT R_VRF MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP LK_SRM0 M LK_SRM L LK_SRM LK_SRM J LK_SRM F LK_SRM 0 LK_SRM0# N LK_SRM# K LK_SRM# 0 LK_SRM# J LK_SRM# F LK_SRM# 0 K0 K K K SM_S0# SM_S# SM_S# SM_S# M_OOMP0 F M_OOMP F M_OT0 M_OT M_OT M_OT M_ROMPN M_ROMPP SMXSLW SMYSLW It's point to point, ohm trace, keep as short as possible. Y Y P M H K N M H G P L M N0 K0 K F F F0 U MIRXN0 MIRXN MIRXN MIRXN MIRXP0 MIRXP MIRXP MIRXP MITXN0 MITXN MITXN MITXN MITXP0 MITXP MITXP MITXP SM_K0 SM_K SM_K SM_K SM_K SM_K SM_K0# SM_K# SM_K# SM_K# SM_K# SM_K# SM_K0 SM_K SM_K SM_K SM_S0# SM_S# SM_S# SM_S# SM_OOMP0 SM_OOMP SM_OT0 SM_OT SM_OT SM_OT SMROMPN SMROMPP SMVRF0 SMVRF SMXSLWIN SMXSLWOUT SMYSLWIN SMYSLWOUT MI R MUXING FG/RSV PM LK N FG0 G FG H FG G FG F FG F FG G FG FG FG J FG FG0 FG FG FG H FG FG H FG J FG H FG G FG G FG0 RSV G RSV G RSV J RSV RSV 0 RSV RSV M_USY# J XT_TS0# J XT_TS# H THRMTRIP# F PWROK 0 RSTIN# RF_LKN RF_LKP RF_SSLKN RF_SSLKP FG0 MH_SL MH_SL FG FG FG FG FG FG FG FG0 FG FG FG FG FG FG FG FG FG FG0 M_USY# PM_XTTS#0 PM_XTTS# R 0_ R RFLK_M# RFLK_M RFSSLK# RFSSLK TP_N N P TP_N N N TP_N N P TP_N N P TP_N N P TP_N N N TP_N N TP_N N TP_N N TP_N0 N0 TP_N N LVISO T MH_SL [] MH_SL [] T T FG [] FG [] T T FG [] T T T T T T FG [] T T T T T a). FG[:] have internal pullup resistors. T FG[:] have internal pulldown resistors. T b). Only HW straps FG{:0} and FG [:] T are used for Mobile Intel GMS xpress T hipset. T T.H.LIO 00/0/ T0 VR R 0K_ 00/F_ R 0K_ R 0K_ M_USY# [] THRMTRIP# [,] VR_PWRG [,] PLTRST# [,,,,,,,] RFLK_M# [] RFLK_M [] RFLKSS_00M# [] RFLKSS_00M [] T T T T T0 T T T T T0 T Note : a). RF_LKN, RF_LKP isplay lock Frequency at MHz ( RT,SVO and TVOUT) b). RF_SSLKN, RF_SSLKP isplay lock Frequency (with SS) at,00mhz ( LVS) VR R_VRF VR0 R /F_ HXSWING VR0 R /F_ HYSWING VR0 R0 R./F_./F_ HXSOMP HXROMP 0 M_OOMP0 M_OOMP R 0./F_ M_ROMPN M_ROMPP 0.U/0V/XR_ 0.U/0V/XR_ R 00/F_ 0 0.U/0V/XR_ R 00/F_ 0.U/0V/XR_ VR0 R R./F_./F_ HYSOMP HYROMP R R 0./F_ 0./F_ Route as short as possible. R 0./F_ VR_PWRG R V *K/F_ PROJT : V Quanta omputer Inc. Size ocument Number Rev ustom lviso Host(/) ate: Monday, May 0, 00 Sheet of

5 [] N_ILK [] N_IT PQ SK0 LK.K_ R.K_ R V VR.K_ R T PQ SK0 0 N_VSYN *P/0V/NPO_ N_HSYN *P/0V/NPO_.K_ R _LK _T [] PI_LK_MH# [] PI_LK_MH [] N_S-Y/G [] N_S-/R [] N_ [] N_ [] N_ [] N_G [] N_R [] N_VSYN [] N_HSYN [] GMH_PWM [] LON [] ISP_ON PI_LK_MH# PI_LK_MH N_S-OMP N_S-Y/G N_S-/R N_ N_ N_ N_G N_R RT_OM# R0 _ VSYN R0 _ HSYN R /F_ RFST _LK _T [] N_TXLLKOUT- [] N_TXLLKOUT [] N_TXULKOUT- [] N_TXULKOUT [] N_TXLOUT0- [] N_TXLOUT- [] N_TXLOUT- [] N_TXLOUT0 [] N_TXLOUT [] N_TXLOUT [] N_TXUOUT0- [] N_TXUOUT- [] N_TXUOUT- [] N_TXUOUT0 [] N_TXUOUT [] N_TXUOUT T T R R 00_ R 00K_ R0 00K_ R T T.K/F_ T T0 T.K/F_ H H J 0 0 H G J0 LKLT_TL F F F F F F 0 UF SVOTRL_T SVOTRL_LK GLKN GLKP TV_ TV_ TV_ TV_RFST TV_IRTN TV_IRTN TV_IRTN LK T LU LU# GRN GRN# R R# VSYN HSYN RFST LKLT_TRL LKLT_N LTL_LK LTL_T L_LK L_T LV_N LIG LVG LVRFH LVRFL LLKN LLKP LLKN LLKP LTN0 LTN LTN LTP0 LTP LTP LTN0 LTN LTN LTP0 LTP LTP MIS TV VG LVS PI-XPRSS GRPHIS XP_OMPI XP_IOMPO XP_RXN0 XP_RXN XP_RXN XP_RXN XP_RXN XP_RXN XP_RXN XP_RXN XP_RXN XP_RXN XP_RXN0 XP_RXN XP_RXN XP_RXN XP_RXN XP_RXN XP_RXP0 XP_RXP XP_RXP XP_RXP XP_RXP XP_RXP XP_RXP XP_RXP XP_RXP XP_RXP XP_RXP0 XP_RXP XP_RXP XP_RXP XP_RXP XP_RXP XP_TXN0 XP_TXN XP_TXN XP_TXN XP_TXN XP_TXN XP_TXN XP_TXN XP_TXN XP_TXN XP_TXN0 XP_TXN XP_TXN XP_TXN XP_TXN XP_TXN XP_TXP0 XP_TXP XP_TXP XP_TXP XP_TXP XP_TXP XP_TXP XP_TXP XP_TXP XP_TXP XP_TXP0 XP_TXP XP_TXP XP_TXP XP_TXP XP_TXP 0 F G0 H J0 K L0 M N0 P R0 T U0 V W0 Y 0 F0 G H0 J K0 L M0 N P0 R T0 U V0 W F G H J K L M N P R T U V W Y F G H J K L M N P R T U V W XP_OMP R./F_ VR_PI.v LVISO Low NO_SM FG R [] [] [] [] FG FG FG FG R0 R R R *.K_.K_.K_ *.K_ FG FG FG FG FG FG FG MIx R II T PU Reverse Lane FS 00 : Reserved 0 : XOR Mode nabled 0 : ll Z Mode nabled : Normal Operation MIx R Mobile PU Normal Operation FG : PI- Graphics Lane Note : If in integrated GFX mode,need to use lane-reversal add-in card since SVO i/f does not support lane reversal. N_R N_G N_ RT_OM# R 0/F_ R 0/F_ R 0/F_ R 0_ N_S-OMP N_S-Y/G N_S-/R R0 /F_ R 0/F_ R 0/F_ FG FS ynamic OT isabled FS ynamic OT nabled FG FG NO_SM PUOR=.0V VTT=.0V High PUOR=.V VTT=.V PROJT : V Quanta omputer Inc. Size ocument Number Rev ustom lviso VG/MI (/) ate: Tuesday, May 0, 00 Sheet of

6 R M0 R M R M R QS R M R SRS# R M R M R M R M0 R QS R M R M R MW# R M0 R S# R M R M R M R M R M R SS# R M R M R M R M R S# R M R M R M R M R M R M R M0 R M R M R M R M R M R QS R M R M0 R M R QS# R M R M R M R S0# R M R M R M R M R M R M0 R QS# R M R M R M R M R M R M R M R QS R M R M R QS0 R M R M R M R QS R M R M R M R M R M R M R M R M0 R M R M R M R QS# R M R M R M0 R M R M R M R M R M R M R M R M R QS# R M R M R QS# R QS R QS R M R M R M R M R S0# R M R M R M R M0 R M R M0 R QS# R QS#0 R M R M R M R M R M R M R M R QS0 R M R QS# R M R M R QS# R MW# R M0 R QS# R M R M R M R M R M R M R M R M R M R QS#0 R M R QS# R M R M R M R M R M0 R M R QS R M R M R M R M R M0 R M R M R M R M R QS R M R M R M R M R M R M R M R SRS# R M R M0 R M R M R M R M R M R M R M R M R S# R M0 R M R M R M R M R M0 R QS# R M R M0 R M0 R S# R QS R M R M R M R QS R QS R M R QS# R M0 R M R QS R M R M R M R M R M R QS R QS# R QS# R SS# R M R M R M R M R M R M R M R M R M0 R M[0..] R M[0..] R M[0..] R QS[0..] R QS#[0..] R M[0..] R QS#[0..] R M[0..] R QS[0..] R M[0..] R M[0..] [] R QS[0..] [] R QS#[0..] [] R M[0..] [] R QS#[0..] [] R QS[0..] [] R M[0..] [] R M[0..] [] R M[0..] [,0] R S0# [,0] R S# [,0] R S# [,0] R SS# [,0] R SRS# [,0] R MW# [,0] R M[0..] [,0] R S0# [,0] R S# [,0] R S# [,0] R SS# [,0] R SRS# [,0] R MW# [,0] Size ocument Number Rev ate: Sheet of lviso R(/) ustom Monday, May 0, 00 Size ocument Number Rev ate: Sheet of lviso R(/) ustom Monday, May 0, 00 Size ocument Number Rev ate: Sheet of lviso R(/) ustom Monday, May 0, 00 SQ0 G SQ H SQ L SQ L SQ H SQ J SQ K SQ L SQ M SQ N SQ0 P SQ M SQ M SQ M SQ L SQ M SQ N SQ P SQ N SQ P SQ0 L0 SQ M0 SQ M SQ L SQ P SQ M SQ M SQ M SQ L SQ M SQ0 N SQ P SQ M SQ L SQ L SQ P SQ P SQ P0 SQ L SQ M SQ0 N SQ N SQ N SQ P SQ P SQ M SQ L SQ M SQ K SQ K SQ0 G SQ G SQ L SQ M SQ H SQ G SQ F SQ SQ SQ SQ0 F SQ F SQ SQ S_S0# K S_S# K S_S# L S_M0 J S_M P S_M L S_M P S_M P S_M P S_M J S_M S_QS0 K S_QS P S_QS N S_QS P S_QS M S_QS M S_QS J S_QS S_QS0# K S_QS# P S_QS# N0 S_QS# N S_QS# N S_QS# M S_QS# H S_QS# S_M0 L S_M P S_M P S_M M S_M N S_M M S_M L S_M P0 S_M M S_M L0 S_M0 M S_M N0 S_M M0 S_M M S_S# N S_RS# P S_RVNIN# F S_RVNOUT# F S_W# P R SYSTM MMORY U LVISO R SYSTM MMORY U LVISO T T SQ0 SQ SQ G SQ G SQ SQ SQ F SQ F0 SQ H SQ H SQ0 K SQ G0 SQ G SQ G SQ H SQ J SQ K0 SQ J0 SQ H SQ H SQ0 K SQ H0 SQ H SQ G SQ F SQ G SQ J SQ K SQ H SQ H SQ0 G SQ J SQ G0 SQ G SQ G SQ H SQ H SQ H0 SQ J SQ K SQ0 J SQ K SQ J SQ H SQ K SQ J SQ J SQ K SQ G SQ G SQ0 SQ SQ H SQ G SQ SQ SQ SQ SQ SQ SQ0 SQ SQ SQ S_S0# J S_S# G S_S# G S_M0 F S_M K S_M K S_M K S_M J0 S_M K S_M S_M S_QS0 F S_QS K S_QS J S_QS K S_QS M0 S_QS H S_QS F S_QS S_QS0# F S_QS# K S_QS# K S_QS# J S_QS# L0 S_QS# H S_QS# F S_QS# S_M0 H S_M K S_M H S_M J S_M K S_M J S_M K S_M H S_M J0 S_M H0 S_M0 J S_M G S_M G0 S_M G S_S# H S_RS# K S_RVNIN# F S_RVNOUT# F S_W# H R SYSTM MMORY UG LVISO R SYSTM MMORY UG LVISO T T Quanta omputer Inc. PROJT : V Quanta omputer Inc. PROJT : V T00 T00 T0 T0

7 VR VR0 VR0 VR MX :. MX : m MX :m MX : m MX : 0m VR MX : m MX : 0m VR VR MX : 0m VR MX :. VR VR0 VR0 VR0 VR0 VR MX : 0m V R MX : 0.m *0_ VR MX :. VR MX :. 0.U/0V/XR_ V_GPLL 0 0.U/0V/XR_ VR_PI VR MX : 0m MX : 0m VR_PI L nh V_RLL L uh VR VR V_GPLL VR_PI V_RLL 0 0.U/0V/XR_ 0.U/0V/XR_ L LMS MX : 0m VR VR 0 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ U/V/XR_ 0.0U/V/XR_ 0U/V_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ R 0./F_ 0.U/0V/XR_ VR VR MX : m VR MX : 0m VR MX : m VR 0U/.V/XR_ 0.U/0V/XR_ 0.0U/V/XR_ 0 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0 0.U/0V/XR_ 0U/.V/XR_ L uh 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ L 0uH_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0 0.0U/V/XR_ 0U/V_ L 0uH_ 0.0U/V/XR_ L LMS 0.0U/V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0 0.0U/V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0 0U/.V/XR_ 0U/V_ RV-0 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0U/.V/XR_ 00U/.V_ PROJT : V Quanta omputer Inc. 0.U/0V/XR_ 0.0U/V/XR_ 0.U/0V/XR_ 0U/.V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ G F Y Y Y J L N R U W F F P F0 M P 0 F G H J K L M N P F G H J K L M N P 0 F G H J K L M N P F G H J K L M N P P H M H G H F F _GG V_GG V_GPLL V_GPLL V_GPLL0 VG VG VG VG VG VG VG0 V_SM V_SM V_SM V_SM0 VTX_LVS VTX_LVS VTX_LVS0 VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VHV VHV VHV0 V_LVS V_LVS V_LVS V_LVS0 VQ_TV V_TV _TVG V_TVG V_TV V_TV0 V_TV V_TV0 V_TV V_TV0 VTT VTT0 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 V_SYN H0 V_RT G V_RT V_RT0 F V_MPLL V_HPLL V_PLL V_PLL VH_MPLL0 VH_MPLL V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 G M N V M N M N M N M N M N M N M N J L M N P R U W Y J0 K0 M0 N0 P0 R0 T0 U0 V0 W0 K L M N P R T U V W K J K K K T V W K U V K0 T0 U0 W0 K K K K J K H K H J K L M N P R T U V G H J K L M N P R T U V J K M N R T 0 0U/.V/XR_ 0.U/0V/XR_ R 0_ L LMS L uh_ L uh_ POWR UH LVISO 0 0U/.V/XR_.U/0V/YV_ 0.0U/V/XR_ 0U/V_ RV-0 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0 0.U/0V/XR_ 0 0U/0V/XR_ R 0_ 0U/.V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0U/.V/XR_ 00U/.V_ 0.U/0V/XR_ Size ocument Number Rev ustom lviso Power(/) ate: Monday, May 0, 00 Sheet of

8 VR VR0 VR0 Size ocument Number Rev ate: Sheet of /NTF(/) ustom Monday, May 0, 00 Size ocument Number Rev ate: Sheet of /NTF(/) ustom Monday, May 0, 00 Size ocument Number Rev ate: Sheet of /NTF(/) ustom Monday, May 0, 00 MX :. MX :. MX :. Quanta omputer Inc. PROJT : V Quanta omputer Inc. PROJT : V 0 G Y V T P M K H N 0 L J F 0 Y W V U T R P N M L 0 K J H G F N H 0 L F W V 0 U T R P N M L K J H 0 G F N J 0 Y L G W V U T 0 R P N M L K J H G F 0 P Y0 0 M 00 J 0 G W 0 V 0 U 0 P 0 L 0 H 0 G F W 0 N L J G F W G 0 J G J F F H L H 0 J N F F K0 V0 0 G0 F N G W T J 0 H L U N J F G 0 L K H K N L 0 J G K J F J 0 N L J G F Y H F 0 00 Y0 0 L N 0 H V 0 T 0 K H L Y P L N 0 K G V G J T 0 P L J P L W N F 0 Y U P L H J 0 N L H V T P 0 L J G N L J G 0 Y LVS U LVISO U LVISO VTT_NTF0 W VTT_NTF V VTT_NTF U VTT_NTF T VTT_NTF R VTT_NTF P VTT_NTF N VTT_NTF M VTT_NTF L VTT_NTF W VTT_NTF0 V VTT_NTF U VTT_NTF T VTT_NTF R VTT_NTF P VTT_NTF N VTT_NTF M VTT_NTF L VSM_NTF0 VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF0 VSM_NTF VSM_NTF 0 VSM_NTF 0 VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF0 VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF0 VSM_NTF V_NTF0 W V_NTF V V_NTF U V_NTF T V_NTF R V_NTF P V_NTF N V_NTF M V_NTF L V_NTF W V_NTF0 V V_NTF U V_NTF T V_NTF R V_NTF P V_NTF N V_NTF M V_NTF L V_NTF W V_NTF V V_NTF0 U V_NTF T V_NTF R V_NTF P V_NTF N V_NTF M V_NTF L V_NTF W V_NTF V V_NTF U V_NTF0 T V_NTF R V_NTF P V_NTF N V_NTF M V_NTF L V_NTF W V_NTF V V_NTF U V_NTF T V_NTF0 R V_NTF P V_NTF N V_NTF M V_NTF L V_NTF W V_NTF V V_NTF U V_NTF T V_NTF P V_NTF0 N V_NTF M V_NTF L V_NTF Y0 V_NTF R0 V_NTF P0 V_NTF N0 V_NTF M0 V_NTF L0 V_NTF Y V_NTF0 R V_NTF P V_NTF N V_NTF M V_NTF L V_NTF Y V_NTF R V_NTF P V_NTF N V_NTF M V_NTF0 L V_NTF W V_NTF V V_NTF U V_NTF T V_NTF P V_NTF N V_NTF M V_NTF L _NTF0 _NTF _NTF Y _NTF _NTF _NTF Y _NTF _NTF _NTF Y _NTF _NTF0 _NTF Y _NTF _NTF _NTF Y _NTF _NTF _NTF Y _NTF R _NTF 0 _NTF0 0 _NTF _NTF _NTF _NTF _NTF _NTF _NTF Y _NTF R _NTF _NTF0 _NTF Y _NTF W _NTF V _NTF U _NTF T _NTF R _NTF P _NTF N _NTF M _NTF0 L _NTF _NTF _NTF Y _NTF W _NTF V _NTF U _NTF T _NTF R _NTF P _NTF0 N _NTF M _NTF L _NTF _NTF _NTF Y _NTF W _NTF V _NTF U _NTF T _NTF0 R _NTF P _NTF N _NTF M _NTF L _NTF _NTF Y _NTF _NTF Y NTF U LVISO NTF U LVISO

9 R_VRF VR N VRF R M0 R M Q0 Q R QS#0 R QS0 QS#0 QS0 R M R M Q Q R M R M Q Q R QS# R QS QS# QS R M0 R M Q0 Q 0 Q Q M0 Q Q Q Q M K0 K0# Q Q VR R M R M R M0 R M R M R M R M R M R M R M R M[0..] [] R M[0..] [] R M[0..] [] R M[0..] [] R_VRF R QS[0..] [] R QS[0..] [] VR VR R QS#[0..] [] R QS#[0..] [] N R M[0..] [,0] R M[0..] [,0] VRF R M R M Q R M R M0 Q0 Q Q R M0 R QS#0 M0 0 R QS0 QS#0 R M QS0 Q R M R M Q R M Q R M Q Q 0 R M R M Q R M Q R M Q M R QS# LK_SRM0 [] LK_SRM [] R QS QS# K0 0 LK_SRM0# [] QS K0# LK_SRM# [] R M0 R M R M Q0 Q R M Q Q 0 0 VR Place these aps near So-imm..U/.V/XR_.U/.V/XR_.U/.V/XR_.U/.V/XR_ VR Place these aps near So-imm. 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_.U/.V/XR_ 0.U/0V/XR_ [,0] K0 [,0] R S# [,0] R S0# [,0] R MW# [,0] R SS# [,0] SM_S# [,0] M_OT V R M R M R QS# R QS R M R M R M R M R M R M0 R M R M R M R M R M R M R M R M0 R M R M0 R QS# R QS R M R M R M R M R M R M R M R M R M0 R QS# R QS R M R M R M R M R M R M R M SM_T_ SM_LK_ Q Q QS# QS Q Q Q Q M N Q Q K0 V N _ V V 0 0 V0 0 0/P W# V S# S# V OT Q Q QS# QS Q Q Q0 Q M Q Q 0 Q Q NTST 0 QS# QS Q0 Q Q Q M Q Q S SL V(SP) P00 R SRM SO-IMM (00P) 0 Q0 Q N M Q Q Q Q QS# QS 0 Q0 Q K V V V 0 V RS# S0# V OT0 V N Q Q M Q Q Q Q QS# QS Q Q Q Q K K# M Q Q Q0 Q QS# QS Q Q S0 S FOX S0-MSG-F R M0 R M R M R M R M R M R M R QS# R QS R M R M R M R M R M R M R M R M0 R M R M R M R M R M R M R M R M R QS# R QS R M R M R M R M R M R M R M R M R M0 R QS# R QS R M R M SP RSS 0H R M 0 R M0 R M Q Q0 R M Q Q R QS# R QS QS# N 0 R M QS M R M R M R M Q Q R M Q Q R M 0 R M R M Q Q R M Q Q R M R QS# M QS# R QS N QS 0 R M0 0 R M R M Q Q0 R M Q Q K [,0] [,0] K K0 K 0 K [,0] V V N [,0] R S# _ R M V V R M R M 0 R M R M R M R M V V R M R M R M R M 00 0 R M R M0 V0 V 0 R S# [,0] 0 0/P 0 R S# [,0] R SRS# [,0] [,0] R S0# 0 0 RS# 0 R SRS# [,0] SM_S0# [,0] [,0] R MW# 0 W# S0# 0 SM_S# [,0] V V M_OT0 [,0] [,0] R SS# S# OT0 M_OT [,0] R M [,0] SM_S# S# V V [,0] M_OT OT N 0 R M0 R M R M Q Q R M Q Q R QS# R M R QS QS# M 0 QS R M R M Q R M R M Q Q Q R M R M Q 0 R M R M Q0 Q Q R QS# R M QS# R QS M QS R M 0 R M R M Q Q R M Q Q R M0 0 R M R M Q Q R M Q Q 0 LK_SRM [] NTST K LK_SRM [] LK_SRM# [] LK_SRM# [] R QS# 0 K# R QS QS# R M QS M 0 R M R M R M Q0 Q R M Q Q R M R M R M Q Q0 0 R M0 Q Q R M R QS# M QS# R QS R M QS R M Q 0 R M Q Q R M SM_T_ Q [,] SM_T_ SM_LK_ S R 0K_ [,] SM_LK_ SL S0 V V V(SP) S 00 0 PG PG 0 P00 R SRM SO-IMM (00P) FOX S0-MSG-F SP RSS H R_VRF 0.U/0V/XR_ VR Place these aps near So-imm..U/.V/XR_ VR 0.U/0V/XR_ R_VRF 0 0.U/0V/XR_.U/.V/XR_ Place these aps near So-imm. No Vias etween the Trace of PIN to P..U/.V/XR_.U/.V/XR_.U/.V/XR_ Place these aps near So-imm. 0.U/0V/XR_.U/.V/XR_.U/.V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ Place these aps near So-imm. No Vias etween the Trace of PIN to P. LOK 0, K 0, LOK, K, PROJT : V Quanta omputer Inc. Size ocument Number Rev ustom System RM xpansion (00P-R_SOIMM X )(/) ate: Monday, May 0, 00 Sheet of

10 RII UL HNNL,. RII HNNL RII HNNL R M[0..] [,] R M[0..] [,] V0R V0R 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ Layout note: Place one cap close to every pullup resistors terminated to SMR_VTRM [,] R SRS# R M R SRS# R M R M R M R M RP X_ RP X_ RP X_ V0R [,] R S# R M0 R M R M R M R M RP X_ RP0 X_ RP X_ V0R [,] R S0# R M R M R M0 R M R M R M R M RP X_ RP X_ RP0 X_ RP X_ V0R [,] [,] K R S# R M R M R M R M R M R M RP X_ RP X_ RP X_ RP X_ V0R [,] V0R R S# [,] R SRS# R M0 RP X_ R M RP X_ R M [,] R MW# RP RP [,] K X_ [,] R SS# X_ [,] R MW# R M0 [,] R SS# RP X_ V0R [,] R S0# RP X_ [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] SM_S0# M_OT0 SM_S# M_OT SM_S# M_OT SM_S# M_OT K K0 R S# R M RP X_ RP X_ RP X_ RP0 X_ RP X_ RP X_ V0R Size ocument Number Rev ustom R RS.RRY(/) ate: Monday, May 0, 00 Sheet 0 of PROJT : V Quanta omputer Inc.

11 V L0 LMP00S LKV 0U/.V/XR_ 0U/.V/XR_ SL0 SL PU front side bus select FS FS FS PU SR PI PL T LST P FOR H V PINS 0.0U/0V/XR_ 0.0U/0V/XR_ 0.0U/V/XR_ 0 0.0U/V/XR_ 0.0U/0V/XR_ R._ V R._ 0U/.V/XR_ VRF V 0.0U/0V/XR_ R0 *._ V *0U/.V/XR_ *0.0U/0V/XR_ Install for pin VMIS R 0_ LKV 0U/.V/XR_ 0 0U/.V/XR_ V 0.0U/V/XR_ L LMP00S 0.0U/0V/XR_ 0.0U/0V/XR_ 0.0U/0V/XR_ V LKV VRF LKV VMIS [] [,] [,] PI_STP# PU_STP# SM_LK_ [,] SM_T_ [] LK_NL# [] 0 0 USLK_M PI_STP# PU_STP# 0 SM_LK_ SM_T_ G_FS_ R /F_ G_FS_ G_FS_ R.K_ R_G_FS_ Install for pin R *0_ R_PI_STP# NI for pin R 0_ R0 0K_ 0 U US_MHZ / FS_ FS_ / TST_MO FS_ / TST_SL PI_STOP# PU_STOP# SMLK SMT VRF VPI VPI V VST 0 VSR VSR VPU V PULK0 PULK0# PULK PULK# 0 SRLK / PULKT_ITP SRLK# / PULK_ITP IS0 SR0 SR0# O0# _LKRQ# RHLK_PU RHLK_PU# RHLK_MH RHLK_MH# RHLK_ITP RHLK_ITP# RSR_OK RSR_OK# RP RP0 RP RP X_ X_ *X_ X_ PULK_PU_M [] PULK_PU_M# [] PULK_MH_M [] PULK_MH_M# [] V ITPLK_PU_M [] ITPLK_PU_M# [] R 0K_ PI_LK_OK [] PI_LK_OK# [] _LKRQ# [] U G_FS_ G_FS_ R_G_FS_ R_PI_STP# PU_STP# 0 SM_LK_ SM_T_ US_MHZ / FS_ PULK0 FS_ / TST_MO PULK0# FS_ / TST_SL PULK PULK# VPI PU_STOP# SMLK SMT VRF VPI V 0 VSR VSR 0 VSR VPU SRLK / PULKT_ITP SRLK# / PULK_ITP IS0 SR0 SR0# O0# RHLK_PU RHLK_PU# RHLK_MH RHLK_MH# RHLK_ITP RHLK_ITP# RSR_OK RSR_OK# _LKRQ# [] PILK_FR_IHM_M [] LPLK_H_M [] LPLK_RYPT_M [] LPLK_G_M [] PILK M [] LPLK_FWH_M [] LPLK_SS_M [] [] [] LPLK_SIO_M RFLK_M RFLK_M# [] [] IHM_M SIO_M R _ R./F_ R./F_ R./F_ R./F_ R./F_ R./F_ R RP R R./F_ X_./F_./F_ PILK_FR_IHM_M_R PKLK_H_TPM PILK_PMH_RIOH PILK_FWH_SS LPLK_SIO_M_R Y R_G_XOUT R.MHZ pf 0PPM P/0V/0G_ P/0V/0G_.K_ M_RF G_XIN G_XOUT IRF R LK_NL# /F_ R Iref=m, Ioh=*Iref R_OT R_OT# *K_ 00SS 00SS# R *K_ 0 0 VTT_PWRG# / P PILK_F0 / ITP_N PILK0 PILK PILK PILK OT_MHZ OT_MHZ# OT_00SS OT_00SS# RF X X IRF *IS0 GN GNSS GNST GNSR GNSR GNPU GNRF GNPI GNPI GN SR SR# O# SR SR# O# SR SR# O# 0 SR_ST SR_ST# XTP SR SR# SR SR# O# SR SR# SR SR# SR0 SR0# 0 SR SR# O# O# SR SR SR# T T0 T T T0 R *K_ R K_ R K_ R0 *K_ R *K_ RRFSSLK RRFSSLK# RSR_WLN RSR_WLN# RPI_STP# RSR_ST RSR_ST# RSR_IH RSR_IH# RSR_MH RSR_MH# RSR_G RSR_G# RP X_ 0 RP NI for pin R 0_ RP RP RP RP PULK_PU_M PULK_PU_M# PULK_MH_M PULK_MH_M# X_ PI_STP# X_ X_ X_ X_ R R R R./F_./F_./F_./F_ LK_NL# R_PLK_IH V RFLKSS_00M [] R_PLK_MINI RFLKSS_00M# [] R PLK 0K_ PI_LK_WLN [] PI_LK_WLN# [] PLK 0 LKRQ_WLN# [] PLK R_OT ST_LK_IHM [] R_OT# ST_LK_IHM# [] 00SS# M_RF PI_LK_IHM [] PI_LK_IHM# [] G_XIN G_XOUT PI_LK_MH [] PI_LK_MH# [] IRF PI_LK_G [] PI_LK_G# [] VTT_PWRG# / P PILK_F0 / ITP_N PILK0 PILK PILK PILK OT_MHZ OT_MHZ# O# RF X X IRF GN GNSR 0 GNSR GNPU GNRF GNPI GNPI XTP SR SR# O# SR SR# O# SR SR# O# PI_STOP# SR SR# SR SR# O# SR SR# SR SR# SR0 SR0# IS0 SR SR# O# RRFSSLK RRFSSLK# O# RSR_WLN RSR_WLN# LKRQ_WLN# RPI_STP# RSR_ST RSR_ST# 0 RSR_IH RSR_IH# RSR_MH RSR_MH# RSR_G RSR_G# ITPLK_PU_M ITPLK_PU_M# R0 R *./F_ *./F_ lock Generator PI_LK_MH PI_LK_MH# R R./F_./F_ V VR0 R0 R 0K_ *K_ VR0 R *K_ U U R0 pin 0 NO_SM 0uF 0.0uF. ohm pin NO_SM 0 NO_SM NO_SM NO_SM RFLKSS_00M RFLKSS_00M# PI_LK_IHM PI_LK_IHM# PI_LK_G PI_LK_G# R R R R R R./F_./F_./F_./F_./F_./F_ G_FS_ R 0_ G_FS_ R K_ [] SLPS_LK MH_SL [] R 0_ G_FS_ R K_ [] SLPS0_LK MH_SL [] R R R NO_SM 0 ohm NO_SM 0 ohm NO_SM 0 ohm ST_LK_IHM ST_LK_IHM# R R./F_./F_ R R R R NO_SM NO_SM PI_LK_OK PI_LK_OK# R R./F_./F_ *0K_ *0_ *0_ RFLK_M RFLK_M# PI_LK_WLN PI_LK_WLN# R R R0 R./F_./F_./F_./F_ PROJT : V Quanta omputer Inc. Size ocument Number Rev LOK GNRTOR ustom Monday, May 0, 00 ate: Sheet of

12 <LNK PG> PROJT : V Quanta omputer Inc. Size ocument Number Rev ustom <LNK PG> ate: Monday, May 0, 00 Sheet of

13 <LNK PG> PROJT : V Quanta omputer Inc. Size ocument Number Rev ustom <LNK PG> ate: Monday, May 0, 00 Sheet of

14 L ONNTOR VP 0.0U/V/XR_ 0.U/V/XR_ U/V/XR_ VL 0.0U/0V/YV_ 0.U/0V/XR_ U/0V/YV_ VM_F VM F 0.00NR(0._00) 0.0U/V/XR_ [] N_ILK [] N_IT [] N_TXLOUT0- [] N_TXLOUT0 [] N_TXLOUT- [] N_TXLOUT [] N_TXLOUT- [] N_TXLOUT [] N_TXUOUT- [] N_TXUOUT [] N_TXULKOUT- [] N_TXULKOUT VM [] N_TXLLKOUT- [] N_TXLLKOUT [] N_TXUOUT0- [] N_TXUOUT0 [] N_TXUOUT- [] N_TXUOUT R *0_ LI_GN VP V N_ILK N_IT N_TXLOUT0- N_TXLOUT0 N_TXLOUT- N_TXLOUT N_TXLOUT- N_TXLOUT N_TXLLKOUT- N_TXLLKOUT N_TXUOUT0- N_TXUOUT0 N_TXUOUT- N_TXUOUT N_TXUOUT- N_TXUOUT N_TXULKOUT- N_TXULKOUT Thinklight R 00_ N N LONN N L I N GN N GN GPIO_T VP _ON 0 VP OXISTN_ VP L -_PRSN VP OXISTN_ VP VM VP USP 0 V USP- I_LK GN I_T -L_PWR GN -L_ TXOUT_L0N -L_SURITY 0 TXOUT_L0P -L_PSLOK GN -L_NUMLOK TXOUT_LN LI_SW TXOUT_LP LI -L_SUS GN -L_FUL0 0 TXOUT_LN -L_FUL TXOUT_LP -L_RIV GN -L_WWN TXLK_LN -L_WLN TXLK_LP GN 0 GN GN TXOUT_U0N Inverter GN TXOUT_U0P VL GN VL TXOUT_UN VL 0 TXOUT_UP GN GN VP TXOUT_UN PNL_KLT_TRL TXOUT_UP KLIGHT_ON GN WIRLSS_GRNP 0 TXLK_UN VM TXLK_UP RSRV GN RSRV Q_pin RSRV VM Hotaru RSRV 0 L_PRSN# GPIO_T _ON _PRSN# VM_F LPWR# _L# SURITY_L# LPSLOK# LNUMLOK# LI_SWITH LSUS# LFUL0# LFUL# LRIV# L_WLN# VL KLIGHT_ON WIRLSS_GRNP VM_F L_PRSN# [] GPIO_T [] _ON [] WIFI_USY [] _PRSN# [] T_USY [] USP [] USP- [] LPWR# [] LI_SWITH [] LSUS# [] LFUL0# [] LFUL# [] LRIV# [] L_WWN# [] L_WLN# [] GMH_PWM [] KLIGHT_ON [] R 00_ VP V 0 L_PRSN# GPIO_T _ON _PRSN# LPWR# LPSLOK# LNUMLOK# LI_SWITH LSUS# 0 LFUL0# LFUL# LRIV# L_WLN# N_ILK N_IT 000P_ 000P_ 000P_ 000P_ 000P_ 000P_ 000P_ 000P_ 000P_ 000P_ 000P_ 000P_ 000P_ 000P_ 000P_ IM_L_ONN [] ISP_ON R 0_ PNL_POWR_ON [] LPSLOK# Q T LPSLOK [] VINT 0 LNUMLOK# VM VP F 00.NR(_0) VL Thinklight Q T K_LIGHT_ON [] Q LNUMLOK [] F 000.NR(_00) Q SIV/FN RS-0 T R _ Q SI0Y R 0K_ RS-0 SURITY_L# [] VP_RV R0 *0_ N_TXLLKOUT- N_TXLLKOUT For MI *P_ *P_ Q T SURITY_L [] [] VL_RV 0.U/0V/XR_ R 0K_ R 0_ 0.0U/0V/XR_ R 0K L# N_TXULKOUT- N_TXULKOUT For MI *P_ *P_ Q T _L [] VP R *K_ KLIGHT_ON PROJT : V Quanta omputer Inc. Size ocument Number Rev ustom L/TVOUT ate: Monday, May 0, 00 Sheet of

15 VRT RT PORT F MINISM0 V 0 VRT V_SF JVG_R JVG_GRN JVG_LU Zo(Trace impedance) of R/GRN/LU must meet 0.0U/V/XR_ 0.U/V/XR_ Intel RT routing topology of design guide. 0.0U/V/XR_ L L RF 0.U/V/XR_ *0U *0U *0U Zo=0ohm Zo=ohm 0_ K0LL00 JVG_R JVG_R L L Zo=0ohm Zo=ohm 0_ K0LL00 RT_ONN VRT VRT JVG_GRN JVG_G L L Zo=0ohm Zo=ohm 0_ K0LL00 JVG_LU JVG_ N RTVS_INT# RTHS_INT# T R0 R0 R *0U *0U 0/F_ 0/F_ 0/F_ T JVG_N VRT VRT 0 V VRT RS U/V/XR_ 0 LK_I T_I R R R R *0U *0U.K_.K_ Q.K_.K_ [] N_ T_I T_I [] Q SS 0 *0P/0V/0G_ *0P/0V/0G_ *0P/0V/0G_ 0 *0P/0V/0G_ *0P/0V/0G_ *0P/0V/0G_ 0P/0V/0G_ 0P/0V/0G_ 0P/0V/0G_ [] N_ LK_I LK_I [] RTHS_INT SS R _ RTHS_INT# L0 JVG_HS K0HS0 RTVS_INT R _ RTVS_INT# L JVG_VS K0HS0 0P/0V/0G_ 0P/0V/0G_ 0P/0V/0G_ 0 0P/0V/0G_ L Zo=0ohm JVG_R K0HS0 IN_ OM N_R [] [] OK_R Zo=ohm PR_R# IN_0 L Zo=0ohm V GN K0HS0 Zo=ohm NSPX PR_GRN# 0.U/V/XR_ [] OK_GRN U OK_TTH_# V SL L Zo=0ohm K0HS0 Zo=ohm JVG_GRN PR_LU# IN_ OM [] OK_LU N_G [] IN_0 GN IN_0 Zo(Trace impedance) of PR_R#/PR_GRN#/PR_LU# must GN meet Intel RT routing topology of design guide. NSPX V VRT R 0K_ U 0.U/V/XR_ O V N_HSYN [] R _ RTHS_INT O [] OK_HSYN N_VSYN [] R _ RTVS_INT Y [] OK_VSYN Y GN.P/0V/0G_.P/0V/0G_.P/0V/0G_ To port - replicator.r.t *0P/0V/0G_ *0P/0V/0G_ *0P/0V/0G_ R 0/F_ R 0/F_ R 0/F_ 0P/0V/0G_ 0P/0V/0G_ 0.U/V/XR_ 0.U/V/XR_ JVG_LU V U V IN_ SL V NSPX U V SL TWTFU OM OK_TTH_# OK_TTH_# N_ [] OK_TTH_# [] PROJT : V Quanta omputer Inc. Size ocument Number Rev ustom RT PORT ate: Monday, May 0, 00 Sheet of

16 0 P/0V/0G_ [,,,,,,,] 0 Y.Khz.k PSON 0PPM/.PF M0 PLTRST# [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] RTV NMI 0M# FRR# IGNN# INTR PUINIT# KR# KG0 [0..] V [] PM# [] PILK_FR_IHM_M [,,] PIRST# [,,,,] LKRUN# P[0..] PS# PS# P0 P P PIOR# PIOW# PIORY IRQ PRQ PK# [] R FRR# [0..] Reserve buffer for PLTRST# because of driving issue For T SWP Y? R 0M_ P/0V/0G_ R 0_ U *TSH0FU PLTRST#_R LK_KX LK_KX RTRST# M_ SM_INTRUR# R0 _ Y RTX Y RTX U0 RTRST# INTRUR# INTVRMN F NMI F 0M# F FRR# G IGNN# G INTR F INIT# RIN# F 0GT 0 F F F 0 H J K K L G 0 H H H M K K L 0 K P PM# G R _ PIRST#_R PILK R PLTRST#_R PIRST# R LKRUN# PLTRST# F LKRUN#/GPIO L0 P L/F N L/F N L/F N LRQ0# N LRQ#/GPI P LFRM# P PUPWRG/GPO G INIT_V# THRMTRIP# PU SMI# G STPLK# PUSLP# PSLP#/TP[] PRSTP#/TP[] /0# J /# H /# G /# G FRM# J IRY# TRY# J VSL# STOP# J PR SRR# G PRR# PLOK# RQ0# L RQ# RQ# M RQ# RQ#/GPI0 F RQ#/GPI RQ#/GPI0 GNT0# GNT# GNT# F GNT# GNT#/GPO GNT#/GPO F GNT#/GPO PIRQ# N PIRQ# L PIRQ# M PIRQ# L PIRQ#/GPI PIRQF#/GPI PIRQG#/GPI PIRQH#/GPI M THRMTRIP#_IH FRM# IRY# TRY# VSL# STOP# SRR# PRR# PLOK# RQ0# RQ# RQ# RQ# RQ# RQ# RQ# GNT# GNT# GNT# GNT# INT# INT# INT# INT# INT# INTF# INTG# INTH# LP_0 [,,,,] LP_ [,,,,] LP_ [,,,,] LP_ [,,,,] LP_RQ0# [] LP_FRM# [,,,,] PUPWRG [] FWH_INIT# [] SMI# [] STPLK# [] H_PUSLP# [,] H_PSLP# [] H_PRSTP# [] /0# [] /# [] /# [] /# [] FRM# [] IRY# [] TRY# [] VSL# [] STOP# [] PR [] SRR# [] PRR# [] RQ0# [] GNT0# [] T0 T T FWH_TL# [] T0 FWH_WP# [] INT# [] INT# [] INT# [] R _ RN0 00KX P0 PIOR# P 0 STL# SPH# [] F P P F ST_RXN0_ P P ST0_RXN 0.0U/V/XR_ ST_RXN0 [0] ST_RXP0_ 0.0U/V/XR_ PS# P ST0_RXP ST_RXP0 [0] ST_TXN0_ 0 0.0U/V/XR_ P ST0_TXN G ST_TXN0 [0] ST_TXP0_ RN 00KX ST_TXP0 [0] P ST0_TXP F 0.0U/V/XR_ P P P P ST_RXN P0 P ST_RXP F ST_TXN P T P0 ST_TXN F ST_TXP P 0 ST_TXP G T P ST_LK_IHM# [] P ST_LKN ST_LK_IHM [] P ST_LKP G P P[0..] STRIS# G STIS R./F_ PS# STRIS F PS# S# Place within 00mils of IH ball P0 S# P 0 Z_LK_M_R R _ Z_LK_I Z_LK_I [] P Z_IT_LK 0 Z_SYN_I_R R _ Z_SYN_I [] PIOR# Z_SYN Z_RST_I#_R R _ Z_LK_I R *K_ Z_RST_I# [] PIOW# IOR# Z_RST# 0 Z_SIN0 R *K_ R _ F IOW# F Z_SIN0 Z_SIN R00 *K_ Z_SIN0 [] IRQ IORY Z_SIN0 F Z_SIN Z_SIN IIRQ Z_SIN F0 R *K_ Z_SIN [] Z_SIN PK# RQ Z_SIN 0 Z_SOUT_I_R K# Z_SO T0 R0 _ Z_SOUT_I [] I RT PI LP ST -/ ZLI R *0_ VR0 R _ PRSTP# ). Stuff for othan Stepping. ). No stuff for othan Stepping. T.H.LIO 00/0/0 PUSLP# ). onnected between othan and IH for othan Stepping. ). onnected between othan and lviso for othan Stepping. T.H.LIO 00/0/0 THRMTRIP# [,] 0 0P/0V/NPO_ istance between the IH- M and cap on the "P" signal should be identical distance between the IH- M and cap on the "N" signal for same pair. PI Pullups FRM# IRY# TRY# VSL# STOP# PRR# SRR# LKRUN# PLOK# RQ0# RQ# RQ# RQ# RQ# RQ# RQ# INT# INT# INT# INT# INT# INTF# INTG# INTH# IRQ FRR# P P P P PS# PIOW# P0 P P P P0 PK# P P P R R R R0 R R0 R R R R0 R R R0 R0 R R R R R R R0 R0 R0 R R0 RN.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_ 0K_ R0 _ RN 00KX 00KX RN 00KX RN 00KX V VR0 VMUY IH-M R0 _ Z_LK_M [] R _ Z_SYN_M [] R _ PROJT : V Z_RST_M# [] R0 _ Quanta omputer Inc. Z_SOUT_M [] Size ocument Number Rev ustom IH (/) ate: Monday, May 0, 00 Sheet of

17 US distribution US0 US US US US US US US US Port US Port US Port ocking luetooth Finger print N/ MINI PI- ard 0 U0 [] USP0 USP0P USPP 0 USP [] [] USP0- USP0N USPN 0 USP- [] [] US_SYSTM_O0# O0# O# US_SYSTM_O# [] [] USP USPP USPP USP [] [] USP- USPN US USPN USP- [] [] US_SYSTM_O# O# O# [] USP USPP USPP USP [0] [] USP- USPN USPN USP- [0] O#/GPI O#/GPI0 [] USP USPP USPP USP [] [] USP- USP- [] O# USPN USPN O# O#/GPI O#/GPI USRIS USRIS [] USLK_M LK USRIS# R./F_ 0 Place within 00mils of IH- MH_SYN# THRM# STGP STGP _PRSN# IRQSR R R R0 R00 R R V 0K_ 0K_ 00K_ 00K_ 00K_.K_ PI distribution PI0 nthernet ontroller PI N/ PI ocking PI MINI PI- ard [] [] [] [] [] [] [] [] MI_RXN0 MI_RXP0 MI_TXN0 MI_TXP0 MI_RXN MI_RXP MI_TXN MI_TXP [] PI_LK_IHM# [] PI_LK_IHM T T R R V V U U MI0_RXN MI0_RXP MI0_TXN MI0_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_LKN MI_LKP MI MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_ZOMP MI_IROMP Y Y W W F F MI_ZOMP MI_RXN [] MI_RXP [] MI_TXN [] MI_TXP [] MI_RXN [] MI_RXP [] MI_TXN [] MI_TXP [] R./F_ Place within 00mils of IH- VR SMLINK0 R SMLINK R SM_LINK_LRT# R SMLRT# R O# R PI_WK# R RI# R ITP_R# R VM 0K_ 0K_ 0K_ 0K_ 0K_ K_ 0K_ 0K_ [] PI_G_RXN [] PI_G_RXP [] PI_G_TXN [] PI_G_TXP [] PI_WWN_RXN [] PI_WWN_RXP [] PI_WWN_TXN [] PI_WWN_TXP [] [] SM_LK SM_T 0.U/0V/XR_ PI_TXN0_ 0.U/0V/XR_ PI_TXP0_ 0.U/0V/XR_ PI_TXN_ 0.U/0V/XR_ PI_TXP_ SMLRT# H H G G K K J J Y W W HSIN0 HSIP0 HSON0 HSOP0 HSIN HSIP HSON HSOP SMLK SMT SMLRT#/GPI PI-XPRSS SM&SMI HSIN HSIP HSON HSOP HSIN HSIP HSON HSOP SMLINK0 SMLINK LINKLRT# M M L L P P N N W U Y PI_TXN_ PI_TXP_ PI_TXN_ PI_TXP_ SMLINK0 SMLINK SM_LINK_LRT# 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ PI_OK_RXN [] PI_OK_RXP [] PI_OK_TXN [] PI_OK_TXP [] PI_WLN_RXN [] PI_WLN_RXP [] PI_WLN_TXN [] PI_WLN_TXP [] GPIO PRSLPVR STGP R 0_ R0 R R0 GPO *0K_ 00K_ 0K_ [,] THRM# [,,,,] PWRG [] PRSLPVR [] TLOW# [] PWRSW_H# [,,0,] MPWRG [,] VR_PWRG [] M_USY# [,,] SUS_STT# [,,] SUSLK_K [] IHM_M [] IH_SPKR [] _PRSN# [] HWK# [] HSI# RI# THRM# PWRG PRSLPVR _PRSN# PLNR_I0 GPO : STRXN : STRXP : STRXN : STRXP PLNR_I T 0 0 V U Y F W V 0 F R M R 0 V F F G RI# THRM# PWROK PRSLPVR/TP PM TLOW#/TP0 PWRTN# RSMRST# VRMPWRG M_USY#/GPIO SUS_STT#/LPP# SUSLK LK SPKR GPI GPI MIS&GPIO GPI GPI GPO GPO GPO GPIO _S _SHLK _OUT _IN RSV RSV RSV RSV RSV IH-M LN RSRV SLP_S# SLP_S# SLP_S# LN_RST# SYS_RST# WK# MH_SYN# STP_PI#/GPO STP_PU#/GPO0 SRIRQ GPIO ST0GP/GPIO GPIO GPIO STGP/GPIO STGP/GPIO0 STGP/GPIO GPIO GPIO LN_RX0 LN_RX LN_RX LN_TX0 LN_TX LN_TX LN_LK LN_RSTSYN RSV RSV RSV RSV T T T V U U G 0 P F R T F G F0 F F G U IHLNRST# ITP_R# PI_WK# MH_SYN# IRQSR GPIO PLNR_W/M# X_PWR_TRL X_UX_TRL STGP STGP STGP PLNR_I PLNR_I PLNR_I [:0] IH_SLP_S# [] IH_SLP_S# [] T ITP_R# [] PI_WK# [,,] T PI_STP# [] PU_STP# [,] IRQSR [,,,,] T T0 T T Value indicator SV SIV SIVPI LKRUN SIT IHLNRST# R *00K_ High (pull-up) GFX_XT/INT# MPWRG PLNR_I0 PLNR_I PLNR_I PLNR_I PLTRST# [,,,,,,,] Low (pull-down) PLNR_W/M# W-note M-note GFX_XT/INT# TI external graphics Intel internal graphics R R0 R R R R 0 0 *0K_ *0K_ 0K_ 0K_ *0_ *0_ R R R R R0 0K_ PLNR_W/M# R *00K_ R 00K_ GFX_XT/INT# R0 *00K_ 00K_ 00K_ *00K_ *00K_ GFX_XT/INT# [] PROJT : V Quanta omputer Inc. VM V Size ocument Number Rev ustom IH (/) ate: Monday, May 0, 00 Sheet of

18 .V_PI 0U/0V/XR_ V V VM VM VR VRM 0.U/0V/XR_ R 0_ RF R 0_ R 0_ R 0_ R 0_ R0 0_ R0 0_ R 0_ R 0_ 0U/0V/XR_ 0.U/0V/XR_ RF VR_ST 0.U/0V/XR_ R 0_ R 0_ R0 0_ 0.U/0V/XR_ 0 0.U/0V/XR_ 0.U/0V/XR_ VR_OR VR_US VR_ST VR_LN VR_STPLL VR_USPLL VRM_IH VR L MLZ0R0PT_UH R _ U/V/XR_ U/V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ VR 0.U/0V/XR_ 0.U/0V/XR_ 0 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.0U/V/XR_ 0.U/0V/XR_ VRF_IHM VRF_SUS_IHM 0 0.U/0V/XR_ L MPZ0S0 VR_ST V VR_STPLL V VM.V_PI F F F G G G G H H J J K K L L M M N N N N N P P P P R R T T U U V V W W Y Y F G F G G0 F G G U V V W Y F G G U0 V V V V V V V V V V 0 V V V V V V V V V V 0 V V V V V V V V V V 0 V V V V V V V V V V 0 V V V V V V V 0 V V V V V V V V V V 0 V V V V V V V V V V V V V V V V V 0 V V V V V V V V V V 0 V V VSUS V VSUS V V V V 0 V V V V V V 0 V V V V V V V V V V V V V V 0 V V V V V V V V VRF VMIPLL VRF V VRF_SUS VSTPLL V VUSPLL VSUS 0 VLN_/VSUS VLN_/VSUS VRT VLN_/VSUS VLN_/VSUS VLN_/VSUS VSUS VLN_/VSUS VSUS VSUS V_PU_IO VSUS V_PU_IO VSUS V_PU_IO VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS 0 VSUS VSUS VSUS VSUS VSUS IH-M V VSUS 0 L L L L L M M P P T T U U U U U F H H J L L M P G G G 0 G R U G 0 F0 G0 P F G0 G G F F G G VR_OR _V_PI V _V_IH V VRM_IH VR_US 0.0U/V/XR_ VR VRF_IHM VRF_SUS_IHM VR_USPLL VM RTV VR_LN VR0 0 0.U/0V/XR_ 0.0U/V/XR_ 0.U/0V/XR_ RTV 0 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.0U/V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0 0.U/0V/XR_ 0.U/0V/XR_ P/0V/NPO_ 0.U/0V/XR_ 0.U/0V/XR_ 0.0U/V/XR_ P/0V/NPO_ 0.U/0V/XR_ VRM_IH VR0 VR_LN 0.0U/V/XR_ P/0V/NPO_ 0.U/0V/XR_ 0.U/0V/XR_ VR_OR V V 0.0U/V/XR_ 0.0U/V/XR_ 0.U/0V/XR_ 0.0U/V/XR_ 0.0U/V/XR_ VR_USPLL VR_STPLL VR 0.0U/V/XR_ 0.0U/V/XR_ 0.0U/V/XR_ VM F F0 F F F F G G G G G0 G G G F F F F U G 0 G 0 G 00 G 0 G 0 H 0 H 0 H 0 J 0 J 0 J 0 J 0 K 00 K 0 K 0 K 0 K 0 L 0 L 0 L 0 L 0 L 0 M 0 M GN M M M M M M M N N 0 N N N N N N N P P P 0 P P P R R R R R R R 0 R R R R T T T T T T 0 T T T T U U U U U V 0 V V V W W W W W Y Y 0 Y Y IH-M PROJT : V Quanta omputer Inc. Size ocument Number Rev ustom IH (/) ate: Monday, May 0, 00 Sheet of

19 VRT R0 0_ VRT_R RT VM R R0S-0 K_ R0S-0 RTV R 0K_ U/V/XR_ RTRST# [] T RT-T *000P_ U/V/XR_ 0 0 / hange T to be Tyco "0-" and use cable-type coin battery [] FWH_INIT# [,,,,,,,] PLTRST# [] LPLK_FWH_M V R R R R R LI0 LI LI LI FWH_INIT# PLTRST# LPLK_G_FWH_M FWH_WP# FWH_TL# FWH_0 FWH_ FWH_ FWH_ FWH_FRM# FWH_WP# [] FWH_TL# [] V LP_0 [,,,,] LP_ [,,,,] LP_ [,,,,] LP_ [,,,,] LP_FRM# [,,,,] TP_P# 00K_ 00K_ 00K_ 00K_ *00K_ R 00K_ INIT# RST# LK RFU RFU RFU RFU RFU FGPI0 FGPI FGPI TP_P# FGPI FGPI U I0 I I I GN 0 GN 0 GN VPP V 0 V V WP# TL# 0 FWH0 FWH FWH FWH FWH N N N N N N N N I 0U/0V/YV_ 0.0U/V/XR_ 0.0U/V/XR_ TSSOP 0 PROJT : V Quanta omputer Inc. Size ocument Number Rev ustom FWH, RT TTRY ate: Monday, May 0, 00 Sheet of

20 N N N GN TXP TXN GN RXN RXP GN V ST_TXP0 [] ST_TXN0 [] ST_RXN0 [] ST_RXP0 [] 0 0U/0V/YV_ *0.0U/V/XR_ V.V.V.V 0 GN GN GN V V V GN RSV GN V 0 V V N Serial T V 0U/0V/XR_ 0U/0V/XR_ 0U/0V/XR_ 0U/0V/XR_ *0.0U/V/XR_ V NR ST conn. PROJT : V Quanta omputer Inc. Size ocument Number Rev ustom ST H ONN ate: Monday, May 0, 00 Sheet 0 of

21 O ONNTOR VMUY VMUY _L and _R have to be routed in parallel [,] SP_OK# [] SP_Y# SS00 VMUY Q T [] [] [] [] [] [] [] ULTR MUT N [] UL UR [] [] GN P [] UY_RST# P P P P0 P 0 P P P P P P P P P P[0..] P0 0 P[0..] PRQ [] P[0..] PIOR# [] PIOW# PIORY PIORY UY_IRQ 0 PK# [] P P0 P [] PS# PS# [] 0 Q Y_TTH# Y_TTH# [] SK0 Y_IS_H Y_IS_H [] 0 VMUY 0U/0V/YV_ 0.0U/V/XR_ 0.0U/V/XR_ PMF00N V U [] IRQ UY_IRQ R _ Near ultrabay conn V GN O NSZPX UY_QSW_N# [] NO_VI OPTIL H Y_TTH# H L L Y_IS_H on't care L H VMUY PIORY R.K_ VM Y_TTH# Y_IS_H R R K_ K_ PROJT : V Quanta omputer Inc. Size ocument Number Rev ustom Y I/F ONN ate: Monday, May 0, 00 Sheet of

22 US port(straddle type) *. ommon mode choke coil : TK M0-00 (reserved) Place these resistors as the chole coil are also placed on the same pads of these two 0ohm resistors (00size). PG0000 S diode and 0U cap should close to US conn [] [] USP0- USP0 R 0_ L *M0-00-P R 0_ USP_0- USP_0 GN IO IO U0 *SRV0- US_PWR_ 0 0.U/V/YV_ 0.U/V/YV_ 0U/0V_ US- N0 US_ONN_straddle hange to TI solution (TPS0 TPS0 power switch) 00//0 Thunder NR US ONN. IO IO V VM Sanyo 0TP0ML VM 0.U/V/YV_ US_PWR_S U [] [] USP- USP R 0_ L *M0-00-P R 0_ USP_- USP_ US_PWR_ 0.U/V/YV_ 0.U/V/YV_ 0U/0V_ Sanyo 0TP0ML US- N US_ONN_straddle [] US_ON US_ON VM US_ON GN OUT IN OUT IN OUT N O# TPS0GNR 0.U/V/YV_ U GN O# IN OUT N OUT N O# TPS0GNR R K_ VM US_SYSTM_O# [] R K_ VM US_SYSTM_O0# [] US_PWR_ US_PWR_ US_SYSTM_O# [] R K_ VM 0 US_PWR_S US- US racket [] YL Q T VM 00_ R [] Y_UNLOK# [] [] [] [] N_S-Y/G N_S-/R USP- USP 0 0 N 0 0.U/V/YV_ 0.U/V/YV_ -00G N0 US bracket PROJT : V Quanta omputer Inc. Size ocument Number Rev ustom US Ports ate: Monday, May 0, 00 Sheet of

23 [,,] _ON _ON VM U/0V/XR_ U VIN VOUT VN YPSS GN LPIM-. GN 0.0U/V/XR_ U/0V/XR_ 0 0U/0V/XR_ MIV 0 0U/0V/XR_ R00.K_ U/0V/XR_ [] UL _UIO_L [] R.K_ U/0V/XR_ [] UR _UIO_R [] R.K/F_ U/0V/XR_ [] GN _G [] R0 0K/F_ R 0K_ R0 0K_ PL UNR H GN R 0_ 0.0U/V/XR_ 0U/0V/XR_ 0U/0V/XR_ VM *000P/0V/XR_ *0.U/0V/XR_ L LMGSN VM 0.U/0V/XR_ 0.0U/V/XR_ GN *P/0V/NPO_ PL NR PIN& 0 R 0_.U/0V/YV_ *.U/0V/YV_ 0.U/0V/XR_ *0.U/0V/XR_ V MIV U/0V/XR_ 0.U/0V/XR_ *0.U/0V/XR_ *0.U/0V/XR_ GN [] SPIF_OUT [] SPIF_RTN [] Z_SYN_I [] Z_LK_I [] Z_SOUT_I [] Z_SIN0 [] Z_RST_I# [] Q_YPSS V R0 R 00K_ *0_ R _ R 0_ 0 0 R 0_ R _ VRF _ITLK _SIN K_ T T T R 0_ R U/0V/XR_ 0.U/0V/XR_ *P/0V/NPO_ R R K_ T T T0 U_.K_ 0 mils T T hange to test point U GPIO GPIO V V 0 SYN IT-LK ST-OUT ST-IN RST# N MI_IS_ GPIO0_JS GPIO/JS0 N N P SPIF_OUT MI_IS_ VRF_FILT MI_IS_ 0 MI_IS_F V V -L -R 0 PORT-_L PORT-_R PORT-_L PORT-_R PORT-F_L PORT-F_R PORT-_L PORT-_R SNS_/SR_ PP PORT-_L PORT-_R SNS_/SR_ PORT-_L PORT-_R MONO-O -GN N N 0 HJSTZ GN 0 mils 0 mils T0 T T T T T MIV _UIO_L _UIO_R 0 mils R 0_ 0 mils U/0V/XR_ 0 mils 0 mils R 0_ 0 mils U/0V/XR_ R.K_ MIV R *0_ INT_MI_N T 0 mils 0 mils T T T T T R 0_ R 0_ R hange to test point hange to test point.k_ 0 mils 0 mils *0P/0V/XR_ *0P/0V/XR_ GN GN MI_M [] INT_MI_N [] L_OUT [] R_OUT [] GN 0 mils _G GN PROJT : V Quanta omputer Inc. Size ocument Number Rev UIO H O ustom ate: Monday, May 0, 00 Sheet of

24 MIV MIV R.K_ R.K_ VRF 0 mils R *_ R K_ R K_ 0 mils VRF [,] 0 U/0V/XR_ GN 0U/0V/XR_ L0 NR 0 0.U/0V/XR_ VRF R0 K_ MIV GN K0HS0 GN [] [] [] MI_JK_ MI_JK_ MI_JK_ MI_JK_ MI_JK_ MI_JK_ L K0HS0 0 mils 0 mils L 0 mils MI_JK_L 0 mils R 0_ 00P/0V/NPO_ 000P/0V/XR_ MMZ00Y NR XT MI ONN R 0_ 0 mils 0 0.U/0V/XR_ MI_JK_R 0 mils R 0K_ NR U GN R _ 00P/0V/NPO_ GN 0 mils R_U R - -SHN GN R 0 U MX0 U_ 0P/0V/XR_.K_ K_ R 00_ R 0.U/0V/XR_.K_ GN MI_M MI_M [] OK_MIIN_TT# [] GN FG [] [] U/V/XR_ GN 0 mils OK_MI_IN_L OK_MI_IN_R 0 mils 0 R K_ R *0K_ 0 0.U/0V/XR_ 0.U/0V/XR_ GN VRF 0 R0 K_ R0 0 mils 0 mils 0 mils R 0K_.K_ R MIV - -SHN GN 0.U/0V/XR_ U MX0 K_ 0P/0V/XR_ GN R 00_ MI_M U_ MIV R K_ Q0 T GN 000P/0V/XR_ GN MIV R 0K_ GN MIV 00 0U/0V/XR_ 0.U/0V/XR_ PROJT : V Quanta omputer Inc. GN Size ocument Number Rev ustom UIO_HP_MI ate: Monday, May 0, 00 Sheet of

25 [,] VRF MIV NR UIO R R *00_ R.K/F_ R.K/F_ 0U/0V/XR_ U/0V/XR_ [] [] HP_L_OUT HP_R_OUT R.K_ GN FG L MMZ00Y 0 mils 0 mils L K0HM0 R 0_ L MMZ00Y R.K_ 0 000P/0V/XR_ 000P/0V/XR_ N NR INT MI WM_PT GN GN 000P/0V/XR_ GN GN L MMZ00Y *00P/0V/NPO_ GN [] MI_JK_ [] MI_JK_ [] MI_JK_ [] INT_MI_N NR UIO R VM NR XT MI ONN. MI_JK_ 0 mils MI_JK_ 0 mils INT_MI_IRT MI_JK_ 0 mils INT_MI_N R *0_ R 0K_ L MMZ00Y L MMZ00Y L_N 0 mils 0 mils 0 00P/0V/NPO_ N FG MI 0 HPHON 0 GN FG VM R.K_ OK_HPOUT_TT# [] Q0_ [] Q_YPSS T Q0 R 0_ 0 0.0U/V/XR_ GN [] HP_JK_IN VM R NR H 00K_ Q T 000P/0V/XR_ GN R 0_ 0.0U/V/XR_ FG GN GN PROJT : V Quanta omputer Inc. Size ocument Number Rev ustom MI_MP ate: Monday, May 0, 00 Sheet of

26 VM U/0V/XR_ LOS TO 0U/0V/XR_ PIN [] ULTR MUT [] [] R_OUT L_OUT [] UIO_VOLUM VM GN R K_ [,] R 0_ R K_ 0 mils 0 mils 0 0 mils R K_ 0 mils 0 mils 0 mils P/0V/NPO_ V _UIO_R [] _G [] _UIO_L [] LINOUT_R 0 LINOUT_L HP_OUT_R HP_OUT_L 0 0U/0V/XR_ GN T T T T R R./F_./F_ HP_R_OUT [] HP_L_OUT [] [] SPK_MUT# 0 R0 K_ 0.U/0V/XR_ R./F_ SPK_MUT SP_IN_R OK_HP_OUT_R [] SP_IN_L R K_ 0.U/0V/XR_ R./F_ R0 K_ OK_HP_OUT_L [] [] MUT# STNY VRF_IN N P/0V/NPO_ N 0 P/0V/NPO_ HP_JK_IN N N N GN VRF 0 VRF N R0 K_ U/0V/XR_ U/0V/XR_ U/0V/XR_ 0U/0V/XR_ INPUT_R INPUT_L VR_TL SWITH_ SWITH_ N-VF GN GN GN GN U SWITH_- SWITH_- SWITH_- SWITH_- SWITH_- 0U/0V/XR_ GN GN VM [] [] [] PI_SPKR H_SPKR IH_SPKR R 0.U/0V/XR_ R R 00P/0V/XR_ K_ K_ K_ R 0K_ 0 U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ GN VM 0.U/0V/XR_ R 0K_ U P_IN TT_ON MP_OUT TT_IN OFFST_HPR OFFST_HPL N-VF V_SP_R V_SP_L GN_SP_R GN_SP_L GN U/0V/XR_ SP_OUT_R SP_OUT_R SP_OUT_L SP_OUT_L SP_OUTL SP_OUTL- SP_OUTR SP_OUTR- SP_OUT_R- SP_OUT_R- SP_OUT_L- SP_OUT_L- VRF_SP TT_P GN lose to U/0V/XR_ Pin& 0 mils SP_OUTR 0 mils SP_OUTL 0.U/0V/XR_ GN 0U/0V/XR_ P/0V/NPO_ 0 mils 0 mils 0 mils 0 mils 0 P/0V/NPO_ P/0V/NPO_ P/0V/NPO_ P/0V/NPO_ GN Place near speaker amplifier 0 mils SP_OUTR- 0 mils SP_OUTL- 000P/0V/XR_ 000P/0V/XR_ 000P/0V/XR_ 000P/0V/XR_ GN Place near speaker connector N SPK_0- PROJT : V Quanta omputer Inc. Size ocument Number Rev ustom UIO HP MP N ate: Monday, May 0, 00 Sheet of

27 M. ONNTOR VUX F SM0(._0) N [] Z_SOUT_M [] Z_SYN_M [] Z_SIN [] Z_RST_M# R 0_ Z_SIN_R P P P P P P P P P P0 0 P P PG PG U/V/XR_ Z_LK_M [] PROJT : V Quanta omputer Inc. Size ocument Number Rev ustom M ate: Monday, May 0, 00 Sheet of

28 S_V _N R 0 N [] S_L# [0] S_PWR0 [0] VN# [0] VN# [0] VPP0N [0] VPPN S_ S_ S_ S_0 S_LK S_M S_L# 0 S_PWR0 S_WP VM S_# _STSHG# _SPKR# _# _# _# _# _INPK# _IOR# _IOWR# _O# _IRQ# _RG# _RST _VS# _VS# _WIT# _W# _IOIS# VN# VN# VPP0N VPPN R 0_ L GRN R 0_ U/0V/XR_ R T T K_ F T V T G P P T M F H R H G M W V R T V W MIO MIO MIO MIO MIO MIO MIO MIO MIO MIO0 MIO0 MIO0 MIO0 MIO0 MIO0 MIO0 MIO0 MIO0 MIO0 MIO00 V/STSHG V/UIO #/# #/# #/0# #/0 INPK#/RQ# IOR#/ IOWR#/ O#/ RY/INT# RG#/# RST/RST# VS#/VS VS#/VS WIT#/SRR# W#/GNT# WP/LKRUN# USM USP VN# VN# VPPN0 VPPN RUS / MI R U R/ R/ R/FRM# R/TRY# R/VSL# R0/STOP# R R R/ R/LK R/IRY# R/PRR# R/PR R/# R/ R0/ R/ R/# R/ R/0 R/ R/ R/ R/ R/ R0/ T/ T T/ T/ T/ T0/ T/0 T/ T/ T/ T/ T/ T/0 T T/ T0/ N N N N N N N J J K L L M N N P L K N N K R U R P J H H G G F F U W V V V W W W T R 0 N _V R *K V _VPP # _0 _O# W# _IRQ# _0 _0 _IOIS# _GN _GN _US _# _US _US _US _US _US _US _US 0_US _# _US GROUN GROUN _R0 _# 0 _O# _VS 0 0_R _IOR# GROUN GROUN _R IOW# _R _R _R _R GROUN GROUN _R _R _W# _R0 _IRQ# 0_R 0 _V _V 0 _VPP _VPP _R _R 0_R _R _R _R _R _R _R _VS GROUN GROUN _R _RST _R _WIT# 0 _R 0_INPK# 0 _R _RG# GROUN GROUN _R _SPKR# _R0 _HSTS# 0_US0 _US GROUN GROUN _US _US _US _US0 _R _# 0 _GN _GN 0 GN_P GN_P GN_P GN_P NPTH_P NPTH_P RUS Tyco - _# # _VS# _IOR# _IOWR# 0 VS# _RST _WIT# _INPK# _RG# _SPKR# _STSHG# _0 _# _V _VPP *000P/0V/XR # _# 0 0P/0V/XR_ 0P/0V/XR_ R_SP0Q VPP0N 00K_ R SIO SLOT _VPP _V 0 N S_V 0.U/0V/XR_ 0.U/0V/XR_ Place these P near Socket S_ S_ S_ S_0 S_M S_LK S_# S_WP 0 WX0-X-F U/0V/XR_ 0.U/0V/XR_ PROJT : V Quanta omputer Inc. Size ocument Number Rev ustom R(RUS)- ate: Monday, May 0, 00 Sheet of

29 VM VRM V [] [0..] [] [] [] [] [0..] /# /# /# /0# /# /# /# /0# R0 00_ M M 0 N N N N P P R R R T 0 T U U V T V W R T V 0 W R V W T V W T V W 0 P U ISL P /# W /# W /# T /0# R_SP0Q F J K G V_V V_V V_V V_V V_M R V_RIN V_RIN GN GN GN GN GN GN GN GN GN GN0 J J K R0 T0 V0 W0 L M L V_ROUT V_ROUT R RGN# PI / OTHR W R R V_PI V_PI V_PI GN GN GN GN GN GN FRM# IRY# TRY# VSL# STOP# PR PRR# SRR# RQ# GNT# PILK PIRST# GRST# HWSPN# INT# INT# INT# N LKRUN# PM#/RI_OUT# SPKROUT# UIO0/SRIRQ# UIO UIO UIO UIO UIO TST V V W T V V W T M M K L G F J K K L L G F J H H H H G F FRM# IRY# TRY# VSL# STOP# PR PRR# SRR# RQ0# GNT0# PILK M PIRST# MPWRG RUSPN# INT# INT# INT# LKRUN# PM# PI_SPKR R *0_ IRQSR R0 *00K_ R0 *00K SLK _ST P FRM# [] IRY# [] TRY# [] VSL# [] STOP# [] PR [] PRR# [] SRR# [] RQ0# [] GNT0# [] PILK M [] PIRST# [,,] MPWRG [,,0,] RUSPN# [] INT# [] INT# [] INT# [] LKRUN# [,,,,] PM# [] PI_SPKR [] V IRQSR [,,,,] VM S_L# R 0K_ S_L# [] PMT [] RUSPN# MPWRG PI_SPKR _SLK _ST VM V VRM R0 R0 R0 R R 0.0U/V/XR_ 0.0U/V/XR_ 0.0U/V/XR_ 0.0U/V/XR_ 0.U/0V/XR_ Place these P near device terminals *0K_ *0K_ 00K_ 00K_ 00K_ 0.0U/V/XR_ 0.0U/V/XR_ 0.0U/V/XR_ 0.0U/V/XR_ VM PROJT : V Quanta omputer Inc. Size ocument Number Rev ustom R(PI)- ate: Monday, May 0, 00 Sheet of

SVT REV : 3B

SVT REV : 3B Inverter"WXG VIN(V): W.V: W Power / converter Page 0~ lcok Gen. K0-M PU IS0 / P-M(othan)/eleron IS0 Page / Page V lock iagram SVT RV : 00-0- SVIO Page RT Page lviso-gm R /00 Page //// Page /0 WLN Mini-PI

More information

SVT-2 REV : 3C

SVT-2 REV : 3C / ( VRM & VR0 ) MX0 P / ( VRM ) MXETG P / ( VRM & V0R ) MX & F P / ( VM & VM ) MX0ETU PU ORE ( VPUORE ) ISL HRGER MXETI TSURUMI KVT P P P0 ( V & V & VR & VR ) P R II SOIMM0 R II SOIMM VR R_VREF V0R P,0

More information

BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2

BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2 TITL over She_ lock iagram General Spec. hange Lise omponent Size Processor North ridge South ridge lock Synthesizer) Sdram imms PI-x Slot Pci Slot PI-x Slot I onnectors TX Power & ypass P OM, PS, US,

More information

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031 MOEL REV HNGE LIST Model Page T/ M OR FROM TO T/ M TM00 TM00 PGE --- Enable LKM from clokc generator for the PLL circuit of, and disable the ocsillator circuit of PI PLL. PGE --- Remove H/W shutdown circuit

More information

MODEL REV CHANGE LIST ZL9. Preliminary Release

MODEL REV CHANGE LIST ZL9. Preliminary Release E MOEL REV HNGE LIST ZL Preliminary Release Page : dd.pf for Signal quanlity Page : dd R0 0om for UM. Page : seprate STLE# for IE interrupt. Page :add R 0ohm for M-T. Page : enlarge H,H to mm for VG sink

More information

S Note-3 Block Diagram

S Note-3 Block Diagram Jan. ' Keyboard Light Thermal ensor MX99 LM I us / M us TML TRFN LIN OUT Int. MI MI IN RJ ONN Mus UNUFFR On-oard R OIMM x,,,, H 9 -PIN R OIMM UNUFFR R OIMM ocket, OP MP MX9 9 O 9,, Modem/luetooth U U lock

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V

More information

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0

More information

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23 E-UM ESIGN VER : RUN POWER SW PG /TT ONNETOR TT HRGER PG PG othan ( Micro-FPG) PG, / V_SR VSUS PG PU VR PG LOKS PG R-SOIMM PG, R-SOIMM PG, MHZ R I FS MHZ lviso GM/GML PG PG,,,0, LVS TVOUT VG Panel onnector

More information

othan RJ lock iagram PIN (micro F-PG) P,,, w, w inch XG, SXG+ / MHz VI M/M LVS L P LVS lviso GM/PM RII / UNUFFERE RII SOIMM P Hyper memory P,, R/G/ RT PIE Lanes P R/G/ PIN (micro FG) P,,, RII / UNUFFERE

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

DC/DC NVDD/+1.2V +3V/+5V +1.05V/+1.8VSUS/+1.8V/+0.9V +1.5V/+2.5V. HOST BUS 533/667 MHz. Page 12,13,14,15 INT_LVDS INT_TVOUT INT_VGA +2.

DC/DC NVDD/+1.2V +3V/+5V +1.05V/+1.8VSUS/+1.8V/+0.9V +1.5V/+2.5V. HOST BUS 533/667 MHz. Page 12,13,14,15 INT_LVDS INT_TVOUT INT_VGA +2. INT@:UM XT@:iscrete V@:M VRM V@:M VRM G@:LN 0 G@:LN G@:LN 0 0.V 0.VSUS.VSUS R-SOIMM Page 0, R-SOIMM Page 0, Parallel-H Page L (odec) & MP Page 0 Multi-ay Head phone Page Internal-MI Page LIN-IN Page Page

More information

Intel 100MHz Pentium(R) II processor/440gx AGPset Dual-Processor Customer Reference Schematics

Intel 100MHz Pentium(R) II processor/440gx AGPset Dual-Processor Customer Reference Schematics Revision.0 Intel 00MHz Pentium(R) II processor/0gx GPset ual-processor ustomer Reference Schematics TITL PLTFORM OMPONNTS IVISION 00 PRIRI ITY R. FM- FOLSOM, 0 PG OVR SHT LOK IGRM SLOT ONNTOR,,, LK SYNTHSIZR

More information

MA1 SYSTEM BLOCK DIAGRAM. Intel Dothan/Yonah Processor. 478 ufcpga. VinaFix.com P3,4. FSB 533/400MHz. Alviso-GM GMCH PCI-EXPRESS 82875GM/GME

MA1 SYSTEM BLOCK DIAGRAM. Intel Dothan/Yonah Processor. 478 ufcpga. VinaFix.com P3,4. FSB 533/400MHz. Alviso-GM GMCH PCI-EXPRESS 82875GM/GME M (.V &.VSUS ) P M SYSTEM LOK IGRM 'TL.M S ( VP.V ) S ( VG_ORE ) M ( VPU & VPU) M ( PU_ORE ) TTERY HRGER TTERY SELET ISHRGE TO Port Replicator MI IN JK P H (PT OR ST) V YV H(PT & P ST)/-ROM/US F Line-in

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

PA1A BLOCK DIAGRAM NWD/PRESCOTT / SPRINGDALE

PA1A BLOCK DIAGRAM NWD/PRESCOTT / SPRINGDALE P LOK IGRM NW/PRSOTT / SPRINGL /TT ONNTOR TT HRGR PG PG NW/PRSOTT Pins (Micro-FPG) PU Thermal Sensor PG locking K PG PU OR ISL PG, / MX PG PG R-SOIMM R-SOIMM Primary Master I - H PG HNNL R SRM.V, MHz.

More information

RP-note4 Block Diagram

RP-note4 Block Diagram H F 0 pril 0 '0 Keyboard Light R Termination,ecap, FN Thermal ensor MX0 TPM(T0) RFI (P0) HP OUT 0 HP OUT Int. MI MI IN Mus MI IN tereo peaker x UNUFFR R OIMM Normal ocket 00-PIN R OIMM UNUFFR R OIMM Normal

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

ZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga

ZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga TVOUT TFT L Panel." WSXG+ X'TL M VI RT luetooth US US P P P P P amera Module(.M) P in ardreader (SMS ) P US US Port x US0~ P VI TVout LVS VG Media-ay O/nd H/nd attery P X'TL.MHZ lock Generator H IS0GLF

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11 Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160 Service Service Service W-V0 0-0 Product Service Group udio Service Information lready published Service Informations: ORRTION TO SRVI MNUL elow are corrections to the circuit diagram parts list: OMI OR

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

Centrino DOTHAN CELEROM-M. Page : 3, 4 PCIE. HOST BUS 533MHz HOST BUS 400MHz ALVISO 1257 BGA LVDS RGB TVOUT. Page : 5 ~ 8 DMI I/F PCIE ICH6-M 609 BGA

Centrino DOTHAN CELEROM-M. Page : 3, 4 PCIE. HOST BUS 533MHz HOST BUS 400MHz ALVISO 1257 BGA LVDS RGB TVOUT. Page : 5 ~ 8 DMI I/F PCIE ICH6-M 609 BGA V /.V / V Page :.V /.V Page :.V /.V /.V Page : PU ORE Page :.V Page : TTERY HRGER Page : TTERY SELET Page : VPU V_LWYS V V V_S VSUS VSUS.VSUS.V.V MVREF_M SMR_VTERM.V_S.V GP_V (.V).VT VTT V_ORE VG_ORE.V_VG

More information

Leopard2 Block Diagram

Leopard2 Block Diagram LK N I0 Leopard lock iagram Mobile PU othan V_UX onn PMI Power LOT witch TP0 /M in ard lost PI RU /M/MM/M lviso Host U 00/MHz V TI MP Mini-PI 0.a/b/g RJ ONN RJ ONN 0, 0/00 RTL00 MOM M ard, PI U -LINK,,,,,0,,,

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

Model Name: 8I945GMF. Revision 1.0

Model Name: 8I945GMF. Revision 1.0 Model Name: IGMF SHEET TITLE Revision.0 SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT

More information

N02 BLOCK DIAGRAM ULV DOTHAN+ALVISO(915GMS)+ICH6-M

N02 BLOCK DIAGRAM ULV DOTHAN+ALVISO(915GMS)+ICH6-M N OK IGRM UV OTHN+VISO(GMS)+IH-M Intel UV Peutiun-M / UV eleron-m UV othan / UV eleron Pins (Micro-FG) PG, PU Thermal Sensor GMTP lock Generator IT VPG PG TV PG S_VIO FS MHZ VS Panel PG R.G, RT port PG

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL SHEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: IGME TITLE Revision.0 SHEET TITLE OVER SHEET LOK IGRM OM & P MOIFY HISTORY 0 P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

Am186CC and Am186CH POTS Line Card

Am186CC and Am186CH POTS Line Card RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to

More information

PCI9054RDK-860 BLOCK DIAGRAM

PCI9054RDK-860 BLOCK DIAGRAM N HISTORY N NUMR T NOT xxx-xxx 0/0/. M signals added: R0, R, R, and R to include VFLS[:0] and FRZ to the M connector.. dded pull up to and : R, R, R, R, U, and U0. xxx-xxx 0//. SRM: added R MUX(U,U,U):

More information

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0] STTTW STTLKW POW[:0] PTW[:0] SYNHW PLKW Sheet_ STTTS STTLKS POS[:0] PTS[:0] SYNHS PLKS Sheet_ Spareates PLKS SYNHS PTS[:0] POS[:0] STTLKS STTTS MLKS MTS Sheet_ PLKW PLKS SYNHW SYNHS PTW[:0] PTS[:0] POW[:0]

More information

Intel ECX Form Factor POC Board Based on Intel 915GM Chipset

Intel ECX Form Factor POC Board Based on Intel 915GM Chipset Intel EX Form Factor PO oard ased on Intel GM hipset TITLE OVER SHEET LOK IGRM PU K- LOK SYNTHESIZER INTEL GM GMH R SO-IMM INTEL FM IH-M IH IE,F,US,FP LVS,ST,FWH,PS/ LN(INTEL QM/ER) SUPER I/O(WHF),F,IO

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

SHELBY-INTEGRATED CLOCKS ICS PG 17. sdvo SI1362 PG 18 USB2.0 (P5,P6) USB2.0 (P3,P4) USB2.0 (P7) 1394 CONN PG 25 USB2.

SHELBY-INTEGRATED CLOCKS ICS PG 17. sdvo SI1362 PG 18 USB2.0 (P5,P6) USB2.0 (P3,P4) USB2.0 (P7) 1394 CONN PG 25 USB2. IMVP- PU VR PG RUN POWER SW PG UIO ST00 PG, / +V_SR +VSUS PG /TT ONNETOR TT SELETOR TT HRGER POWER / R-SOIMM PG, R-SOIMM PG, ST - H PG Internal Media ay -ROM PG S/PIF to OK PG udio Jacks PG RJ to OK PG

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M

[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M R00 R000 J00 MI-OS-T J000 MI-OS-T V T V T 0.u.V 0 J00 000 0.u.V R-00 MIIS0 MIIS0 [,,] [,] [,,,] [,] V0 V00 V0 p 00 00p 00 p 00 V0 VUS VIO T_HG_STT GPIO_HG_N 00 p 0 p 00 p 0 p 00p 0 00p 0 R0 R0 00K 0 LM0SN

More information

FP7 (CULV) BLOCK DIAGRAM

FP7 (CULV) BLOCK DIAGRAM FP (ULV) LOK IGRM P STK UP 0 L HI TOP GN IN IN V OT PU SU00 eleron FS /00/0 P (G) 0W PGE,, PU THERML SENSOR PGE LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# LK_PIE_VG,LK_PIE_VG#.MHz LOK GEN RTMN-0-V-GRT PGE RIII-on

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

Version 300. CPU: Willamette/Northwood mpga-478b Processor

Version 300. CPU: Willamette/Northwood mpga-478b Processor MS- Version 00 NTL (R) rookdale- hipset Willamette/Northwood pin mp- Processor Schematics PU: Willamette/Northwood mp- Processor System rookdale- hipset: NTL MH (North ridge) NTL H (South ridge) On oard

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

ZH2 Block Diagram. Yonah/Merom INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 533/667 MHz SDVO CALISTOGA-GM 1466 FCBGA TVOUT RGB. Page : 6 ~ 11 DMI I/F

ZH2 Block Diagram. Yonah/Merom INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 533/667 MHz SDVO CALISTOGA-GM 1466 FCBGA TVOUT RGB. Page : 6 ~ 11 DMI I/F LOK GEN IS0G V /.V / 0V Page :.V / 0.V /.V Page :.V /.0V Page : Page : Page : Page : PU ORE TTERY HRGER HOST MHz/MHz PI-E 00MHz VG MHz US MHz PI MHz REF MHz VPU V_PU V_S V_S VSUS VSUS V V 0V.VSUS.V 0.VSUS

More information

GM3(B) Pacino Intel Discrete & UMA Block Diagram

GM3(B) Pacino Intel Discrete & UMA Block Diagram GM() Pacino Intel iscrete & UM lock iagram Screw Hole PG POWR /TT ONNTOR PG R-SOIMM PG, R-SOIMM PG, UIO/MP ST/H blank Page SYSTM RST IRUIT TT HRGR RUN POWR SW +.V_SUS/+V_SUS +V/+.V/+.V PG udio udio SPK

More information

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31] V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH

More information

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1 header). Also used on IO Matrix (IOMx) NXP VKIT-SZV Table of ontents 0 LOK IGRM N NOTS 0 I/O Headers 0 Power/MU 0 Peripherals 0 US/OSM Revisions Rev escription esigner ate X Initial raft 00 Release 0/0/ X hanged MU to SZV 0// U T I O N : This

More information

CPU Thermal Sensor GMT781-1 EXT.CLOCK GEN ICS954226AG-T. 533 MHZ Memory Dual channel DDR II CHANNEL A DDR II CHANNEL B 1X PCI-E<PORT1> 2.

CPU Thermal Sensor GMT781-1 EXT.CLOCK GEN ICS954226AG-T. 533 MHZ Memory Dual channel DDR II CHANNEL A DDR II CHANNEL B 1X PCI-E<PORT1> 2. NRL lok IGRM PU YONH/MERON eleron u-fpg PIN PU Thermal Sensor GMT- EXT.LOK GEN ISG-T attery In / & harge FS RT x -SU -Pin L " Square XG RT Hx LVS MHZ N LISTOG GML R II HNNEL R II HNNEL MHZ MHZ Memory ual

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

H-LCD700 Service Manual

H-LCD700 Service Manual H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON 0 _HI _LO F J 0V J 0V J 0V T T-00-N V V- KP0M 00uF/V _ON V N JV J ON -V_LY _ON V N W-0---S-0 _ON N PW000-SFH P.O. OX 0, NL. PTOOUH, ONTIO N KJ Y PHON (0) - FX (0) -0 WWW.YSTON. LT 00 igital Power Supply

More information

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N 0 THIS RWG ONORMS TO.S. -T-0-00-0- U/0V +/-% 00N +/-0% 0N +/-0% U/0V +/-% 00N +/-0% 0 0N +/-0% R R 0R % P/0V +/-% K % U S YLLOW U 0 U U S0LV0 MLKTON /R S S R SK LS MULTI U/0V +/-% 00N +/-0% 0N +/-0% LLK+

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/ Power power.sch udio SOUN_OUT audio.sch Phi P[0..] P[0..] Phi P[0..] P[0..] PU Phi P[0..] P[0..] [0..] [0..] I/O MP ROMIS Phi [0..] [0..] I/O MP ROMIS Phi UL [0..] [0..] VI_S MP ula.sch LUE RE SYN M[0..]

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND R White R Red _TX_Q_P J 0-0 0 _TX_I_P _TX_I_N _TX_Q_P _TX_Q_N L _TX_I_P _TX_I_N.R -d ttenuator.r.r 00pF_0V JP SM _TX_Q_P _TX_Q_N _TX_Q_P _TX_Q_N GN VV VV VV_TX VV VV VV_TX Modulator L L PowerSupply J POWER

More information

A8Jp/Jv/Je/Jn/Fm SCHEMATIC

A8Jp/Jv/Je/Jn/Fm SCHEMATIC Jp/Jv/Je/Jn/Fm HMTI P 0 0 0 0 ontent YTM P RF. Merom PU () Merom PU () PU P/THRML NOR LOK N. alistoga--pu alistoga--pi alistoga--r alistoga--powr alistoga--n alistoga--trap R O-IMM_0 R O-IMM_ R R TRMINTION

More information

BF4 BLOCK DIAGRAM. Mobile P4 prescott or Celeron prescott. North Bridge: 852GME (Montara-GT) Sourth Bridge: ICH4-M. Clocking

BF4 BLOCK DIAGRAM. Mobile P4 prescott or Celeron prescott. North Bridge: 852GME (Montara-GT) Sourth Bridge: ICH4-M. Clocking F LOK IGRM PU OR V PG, POWR IRUIT PG.. TTRY HRGR PG Mobile P prescott or eleron prescott Pins (Micro-FPG) PG, PU Thermal Sensor PG locking K PG PS R-SOIMM PG R-SOIMM Primary I - H PG R SRM.V LVS L Panel

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT LTER YLONE III EP evelopment & Education OR SHEMTI ONTENT PGE TOP MEMORY OVER PGE, TOP SRM,FLSH 0 ~ 0 0 ~ 0 ISPLY VG, LE, SEGMENT 0 ~ 0 IN/OUT LOK, PS, RS, UTTON, SWITH, ONNETOR,S R 0 ~ FPG yclone II EP

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

FX18 DDR0/DDR1. PCIe/SD/SPI/CONFIG

FX18 DDR0/DDR1. PCIe/SD/SPI/CONFIG ate: feb 0 Kiad... ev: V Size: Id: / Title: alatea ile: alatea.sch Sheet: / License: Y-S PowerSypply PowerSypply.sch X NK()/NK(X) 0/ PIe/S/SPI/ONI NK()/NK0(X)/TP P OUPLIN POW SUPPLY.sch 0_[0..] 0_[0..]

More information

Canary2 Block Diagram

Canary2 Block Diagram anary lock iagram 0- V_0 0V_0 Line Out R II IN LK N. IT V RJ- RIL PORT, RT HOT U lviso-m MI I/F IH-M PT Port Replicator ( PIN) PRINTR MHz 00MHz ROM 0 P PI U LP U MI LIN IN LIN OUT TV OUT K TM R 00/MHz

More information

SM XBEE MODULE XBEE SMT MODULE NC GND GND RF_SELECT VCC COMM/AD0/DIO0 AD1/DIO1 DOUT/DIO13 AD2/DIO2 DIN/CONFIG/DIO14 DIO12 AD3/DIO3 RESET RTS/DIO6

SM XBEE MODULE XBEE SMT MODULE NC GND GND RF_SELECT VCC COMM/AD0/DIO0 AD1/DIO1 DOUT/DIO13 AD2/DIO2 DIN/CONFIG/DIO14 DIO12 AD3/DIO3 RESET RTS/DIO6 0 ONI N RST SW T00Q R 0 X_V R0 TI TMS T TO R IN T R V P TSW0 0 urrent Testing TSW00S P R OUT IO RSSI_PWM PWM X_V 0 0u/0V R R R R R R TR/PIN_SP 0u 00n p.p X_OUT X_IN X_IO X_RST X_PWM X_/MS_X X_TR/PIN_SP

More information

SEE PAGE 2 FOR BRUSH MOTOR WIRING SEE PAGE 3 FOR MANUFACTURER SPECIFIC BLDC MOTOR WIRING EXAMPLES EZ SERVO EZSV17 WIRING DIAGRAM FOR BLDC MOTOR

SEE PAGE 2 FOR BRUSH MOTOR WIRING SEE PAGE 3 FOR MANUFACTURER SPECIFIC BLDC MOTOR WIRING EXAMPLES EZ SERVO EZSV17 WIRING DIAGRAM FOR BLDC MOTOR 0V TO 0V SUPPLY GROUN +0V TO +0V RS85 ONVRTR 9 TO OM PORT ON P TO P OM PORT US 9600 U 8IT, NO PRITY, STOP, NO FLOW TRL. OPTO SNSOR # GROUN +0V TO +0V GROUN RS85 RS85 OPTO SNSOR # PHOTO TRNSISTOR TO OTHR

More information

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND +V +V 00nF/0V 00nF/0V 00nF/0V 00R/00MHz.µF/0V 00nF/V 00nF/V 0K K n.b. 0k 0k 00/p/0v 00/p/0v MHZ-.X. 00nF/V 0R 0R µ/v MK0XVLK MK0XVLK 00nF/0V 00nF/0V µ/v 00R/00MHz 0R 0 0 0 L0 0 0 R0 R0 R0 R0 L0 L0 Y0 0

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD fb_inj fb_inj JS0 JS JS U JS Vsyn JS V PT/K 0 VSS PT/K GMXF- GMXF PT/K OS- JS OS PT/K OS- OS PT/K Squirt- RST PT/K ccel- PT0 PT/K Idle- JS Warmup- PT PT0/K0 FP- PT VSS 0 PT V TX- PT PT/ 0 JS JS0 RX- PT0/Tx

More information

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s A g la di ou s F. L. 462 E l ec tr on ic D ev el op me nt A i ng er A.W.S. 371 C. A. M. A l ex an de r 236 A d mi ni st ra ti on R. H. (M rs ) A n dr ew s P. V. 326 O p ti ca l Tr an sm is si on A p ps

More information

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14 A ISIONS ZONE LTR ESRIPTION ATE APPROVE A INITIAL RELEASE --_0:0 J 0 0 0,,,, AF JP PAR [:0] ON PIV 0 SO LAV EN LK PHYS M LK STAT_A M0 M R R R R R R R 0K J J AR AR[:0] AR AR AR AR0 AR AR[:0] AR AR AR AR0

More information

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802.

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802. Y lock iagram INPUT OUTPUT R LK N. IT V / MHz, R / MHz INT.PKR RJ MOM M ard H 0 ROM 0 Mobile PU Yonah eleron M, T PT HOT U 00//MHz alistoga,,, MINI U TXFM Phone lue-tooth OM LPT U x port U P RT PORT PORT

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

QUANTA COMPUTER INC. (March/31/2003) Rev : E POWER 12V_HDD & AGP(VDDQ) POWER - DDR & 2.5V SYSTEM POWER POWER DISCHARGE POWER CORE

QUANTA COMPUTER INC. (March/31/2003) Rev : E POWER 12V_HDD & AGP(VDDQ) POWER - DDR & 2.5V SYSTEM POWER POWER DISCHARGE POWER CORE QUNT OMPUTR IN. (March//) Rev : PG ontent PG ontent over Page System lock iagram SOKT - SOKT - SOKT - - (Host/GP) - (Memory for R) - (HyperZip/VG/Misc.) - (Powers) - (PI/I/HyperZip) - (Misc. Signals) -

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader YTM / TP0 LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz alistoga, PI xpress x V_ R_VRF_0 TI RT V M Ver.: MP / MP R Ver.:

More information

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N NOTES: ISION LOK. Unless otherwise stated: Resistors are mw, % tolerance. apacitors are V, % tolerance.... J Port and Net Name scopes for this project are: Port NOT Global (connected via Sheet Symbols)

More information

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient

More information

Cover Sheet Block Diagram MAIN CLOCK GEN DDR CLOCK BUFFER mpga478-b INTEL CPU Sockets DDR SLOT DDR TERMINATOR SIS 961A SOUTH BRIDGE AC'97 CODEC

Cover Sheet Block Diagram MAIN CLOCK GEN DDR CLOCK BUFFER mpga478-b INTEL CPU Sockets DDR SLOT DDR TERMINATOR SIS 961A SOUTH BRIDGE AC'97 CODEC Last chematic Update ate: // M- VRION: I / HIPT Willamette/Northwood pin mp- Processor chematics over heet lock iagram MIN LOK N R LOK UFFR mp- INTL PU ockets - I / NORTH RI - PU: Willamette/Northwood

More information

Stand by & Multi Block

Stand by & Multi Block _NEUTRL LX0S _LIVE 0.,.0mH + 0%, - 0% HOT Stand by & Multi lock TM0S MULTI TRNS(EER) M /KV RM0 M0 K/W(R) /00V M SFF00G(00V/0) 0 M0 M0 UF00 UF00 M UF00 OL M.uF/0V(L0W) QM OL S-GN ZM MMZVTG RM RM 00K(0)F

More information