BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2

Size: px
Start display at page:

Download "BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2"

Transcription

1 TITL over She_ lock iagram General Spec. hange Lise omponent Size Processor North ridge South ridge lock Synthesizer) Sdram imms PI-x Slot Pci Slot PI-x Slot I onnectors TX Power & ypass P OM, PS, US, FPY FPY Front PN US WOL FNS udio odec UIO onnector V_OR - onverter Miscellaneous - onverters V_SM & V_P_OR LP / SUPR I / O VG conector MH & oupon RTL0L LN hips OM SHT,,,0,,,,,, 0 0 IOSTR GROUP IG-MS utx VR:. PU, FS0, PI-x, PI-x,R-II*, 0/00 LN,PI* PF created with pdffactory Pro trial version over Sheet Size ocument Number Rev ustom. IG-MS ate: Thursday, October, 00 Sheet of

2 LOK IGRM VRM ISL LG Prescott T TRL R GTL US FS Mhz SVO header PI XPRSS X G/s R TRL Intel G T hannel //00MHz R Modules VG MHz //00MHz hannel R Modules irect Media Inerface. G/s PIX ONN PIX RTL MIG LN IH PI NTRL PI R/T PI ONN PI ONN US PORT 0- US./.0 SPI ROM Serial T Interface ST /// UM///00 I Primary LP SI H udio odec L IT Floopy Keyboard Mouse OM parallel header PF created with pdffactory Pro trial version lock iagram Size ocument Number Rev ustom. IG-MS ate: Thursday, October, 00 Sheet of

3 PI Slot I SL INT# GNT# RQ# LOK hips PT IH S I/O IOS LN NTI-POP I SL INT# GNT# RQ# LOK GPIO IMM-OV PU-OV ST-L S I/O PF created with pdffactory Pro trial version General Spec. Size ocument Number Rev ustom. IG-MS ate: Thursday, October, 00 Sheet of

4 0. to 0..dummy R, add R0,R0,Q0,Q for SL=0,N judge improperly.add R,R0,,Q,T to supply a stable power to RT.swap the smbusclk and smbusdata of LK generation.add Q,Q,Q,Q,Q for S.disconnect RST_UTT to SIO.change LN chip to 0.change all MOS to P00G PF created with pdffactory Pro trial version hange Lise Size ocument Number Rev ustom. IG-MS ate: Thursday, October, 00 Sheet of

5 U/ 00U/ 0U/0 * mm.* mm.* mm 0U/ 000U/0 00U/ 00U/ * mm * mm 0* mm 0* mm TO- QS0 G S TO- SK G S TO- 0N0 TM0TL-S N0 F00L G S SOT- N00 SI0S SI0S SOT- N0 N0 MMT0 SOT- T TS T0- LM L0- LM T0- N N0 T0- HS- PF created with pdffactory Pro trial version omponent Size Size ocument Number Rev ustom. IG-MS ate: Thursday, October, 00 Sheet of

6 GTLH[:] HRQ#0 HRQ# HRQ# HRQ# HRQ# H_ST#0 GTLH[:] H_ST# H_TK H_TI H_TO H_TMS H_TRST# H_PM0 H_PM H_PM H_PM H_PM H_PM I_RST_IN SL0 SL SL PU OF TK VTT TI VTT F TO VTT 0 TMS VTT G TRST# VTT VTT VTT J PM0# VTT J PM# VTT PM# VTT0 G PM# VTT F 0 PM# VTT G 0 PM# VTT VTT R# VTT VTT K ITPLKOUT0 VTT J ITPLKOUT VTT VTT G SL0 VTT0 H0 SL VTT G0 SL VTT VTT 0 VTT M VTTPWRG LG -MIRO-TX PU GTLH L GTLH 0# S# P GTLH 0# NR# M GTLH 0# HIT# L H GTLH 0# RSP# M G GTLH 0# PRI# R GTLH 0# SY# T GTLH0 0# RY# U GTLH 0# HITM# T GTLH # IRR# U P GTLH # INIT# U GTLH # LOK# V GTLH # TRY# V GTLH # INIT# W G # FR# N RSV P HRQ#0 RSV MRR# K F HRQ# RQ0# R0# J U HRQ# RQ# P0# M U HRQ# RQ# P# K HRQ# RQ# J G H_ST#0 RQ# H_PM0_ R ST0# H_PM_ G G PRQ# H_PM_ G GTLH H_PM_ GTLH # W J GTLH # P0# Y H GTLH0 # P# Y H GTLH 0# P# J GTLH # P# GTLH # GTLH # MH_PU_GTLRF H GTLH # PU_GTLRF0 H GTLH # PU_GTLRF F GTLH # PU_GTLRF F G0 GTLH # PU_GTLRF F G GTLH # RST# G GTLH0 # G GTLH 0# G GTLH # RS0# H F GTLH # RS# H GTLH # RS# J GTLH # J # RSV H_ST# RSV ST# LG -MIRO-TX OF VTT_OUT J VTT_OUT F VTT_SL V_FS_VTT VTT_PWRG VTT_OUT_RIGHT VTT_OUT_LFT H_S# H_NR# H_HIT# H_PRI# H_SY# H_RY# H_HITM# H_IRR# H_INIT# H_HLOK# H_HTRY# H_FR# H_R0# H_PM0_ H_PM_ H_PM_ H_PM_ PU_GTLRF0 PU_GTLRF PU_GTLRF PU_GTLRF H_PURST# H_RS#0 H_RS# H_RS# VTT_PWRG 0 H_S# H_NR# H_HIT# H_PRI# H_SY# H_RY# H_HITM# H_INIT# H_HLOK# H_HTRY# H_FR# H_R0# VTT_OUT_RIGHT,0 VTT_OUT_LFT H_PURST# H_RS#0 H_RS# H_RS# R % 00 GTLH[:0] H_I#0 H_HSN#0 H_HSP0 GTLH[:] H_I# H_HSN# H_HSP VTT_OUT_RIGHT, R R 00 % 00 UF 0V YV 0.UF V XR 00 PU_GTLRF0 PU_GTLRF GTLH0 GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH0 GTLH GTLH GTLH GTLH GTLH H_I#0 H_HSN#0 H_HSP0 GTLH GTLH GTLH GTLH GTLH0 GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH0 GTLH H_I# H_HSN# H_HSP P0 PU 00# 0# 0# 0# 0# 0# 0# 0# 0 0# 0# 0 0# # # # # # I0# STN0# STP0# G # F # F # # 0# 0 # 0 # F # F # # # G # F # G # F 0# G # G I# G STN# STP# LG -MIRO-TX PU_GTLRF0 UF V 00 YV 0.UF V XR 00 PU_GTLRF 0.UF V XR 00 OF G # # # G # G # F # F # # 0# F0 # # F # G # # # G # I# G0 STN# G STP# 0 # # 0# # # # # # # # # # 0# # # # 0 I# STN# STP# PU_GTLRF GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH0 GTLH GTLH GTLH GTLH GTLH GTLH GTLH H_I# H_HSN# H_HSP GTLH GTLH GTLH0 GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH0 GTLH GTLH GTLH H_I# H_HSN# H_HSP H_I# H_HSN# H_HSP GTLH[:] H_I# H_HSN# H_HSP GTLH[:] H_TO H_TI H_TMS H_IRR# PWRGOO H_TSTHI H_PM_ H_TSTHI0 H_PM0_ H_R0# H_PURST# H_TRST# H_TK SMIIH# 0M# FRR# INTR NMI IGNN# STPLK# H_V H_ H_VPLL H_VIOPLL PUSLPJ 00 R RN V_FS_VTT H_PM PR 00 0UF 0V 00 YV H_PM 0.UF V XR 00 FRR# H_THRMTRIP# RN H_PM0 PR 00 H_PM H_PM R R R0 H_PM H_TSTHI H_PM_ H_TSTHI H_PM_,0 SMIIH# 0M# FRR# INTR NMI IGNN# STPLK# H_VPLL VI0 VI VI VI VI VI VI VI PULK0 PULK0# - V_SNS _SNS R VTT_OUT_RIGHT RN0 PR 00 VTT_OUT_LFT RN PR 00 RN PR 00 RN PR 00 VI0 VI VI VI VI VI VI VI 0.UF V XR 00 SL0 SL SL 0UF 0V 00 YV PU N VSNS N SNS N RSV N RSV F RSV OF P F SMI# TSTHI00 K W 0M# TSTHI0 R P FRR#/P# TSTHI K W LINT0 TSTHI L F LINT TSTHI0 N G IGNN# TSTHI0 M G STPLK# TSTHI0 G TSTHI0 G V TSTHI0 F TSTHI0 H H_VPLL TSTHI0 K VIOPLL H_FORPH# G RSV L SLP# M H VI0 RSV L N VI PWRGOO M L VI PROHOT# L M VI THRMTRIP# K VI L VI M VI OMP0 M T VI OMP G OMP F R LK0 OMP G J LK OMP T OMP Y SKTO# OMP OMP H_OMP L N THRM RSV K THRM RSV LG -MIRO-TX SL SL V_ RSV 0 RSV RSV F RSV J RSV Y OOTSLT V LL_I0 LL_I R 0K 00 R 0K 00 H_TSTHI0 H_TSTHI H_TSTHI H_TSTHI H_TSTHI0 PUSLPJ PWRGOO H_PROHOT# H_THRMTRIP# H_OMP0 H_OMP H_OMP H_OMP H_OMP H_OMP H_OMP H_OMP H_OMP,0 H_TSTHI 0 H_TSTHI VTT_OUT_RIGHT VTT_OUT_LFT PUSLPJ PWRGOO H_PROHOT# 0 H_THRMTRIP# SL SL SL SL0 SL SL VTT_OUT_RIGHT VTT_OUT_LFT MHz 00MHz 0 0 MHz 0 0 MHz 0 00MHz For SL=0 N judge improperly,change in V0 R0 K 00 Q N0 SOT Q0 N0 SOT R. % 00 R0. % 00 R. % 00 R. % 00 R. % 00 R. % 00 R. % 00 R. % 00 R. % 00 R 0K 00 R R 0K 00 0K 00 Q N0 SOT MH_SL0 MH_SL MH_SL SL Q N0 SOT H_PM H_PM_ H_PM H_PM_ H_PM0 H_PM0_ H_PM H_PM_ FOR KNTSFIL SUPPORT V_P_OR H_VPLL R0 H_VPLL UF V 00 YV 0.UF V YV 00 V_FS_VTT L INUTOR 0UH 00 0UF 0V 00 YV H_VIOPLL H_V 0 UF 0V YV H_ H_TSTHI H_TSTHI0 I_RST_IN V_FS_VTT RN0 PR 00 SL R0.K 00 Processor SOKT Size ocument Number Rev ustom. IG-MS Thursday, October, 00 ate: Sheet of PF created with pdffactory Pro trial version

7 PU_VP PU_VP G K M L W W W T Y L W0 Y0 N Y M U J M M J J T0 M F N W U Y N N N N Y Y N V K M0 0 M0 K M N T N W M N0 J M M M L U Y J U M G N M U K U K K H H PU VP VP VP VP VP VP VP VP VP VP0 VP VP VP VP VP VP VP VP VP VP0 VP VP VP VP VP VP VP VP VP VP0 VP VP VP VP VP VP VP VP VP VP0 VP VP VP VP VP VP VP VP VP VP0 VP VP VP VP VP VP VP VP VP VP0 VP VP VP VP VP VP VP VP VP VP0 VP VP VP VP VP VP VP VP VP VP0 VP VP VP VP VP VP VP VP VP VP0 VP VP OF K VP H VP T VP M VP M VP VP Y VP K VP00 K VP0 G VP0 J VP0 T VP0 G VP0 M VP0 J VP0 U0 VP0 L VP0 G VP0 J VP J VP H0 VP J VP G VP J VP J0 VP H VP H VP W VP0 L VP N VP H VP U VP T VP R VP K VP N VP G VP K VP0 J0 VP J VP G VP N VP H VP F VP L VP J VP J VP J VP0 G VP K VP F VP VP M VP F VP K VP G0 VP J VP M VP0 L VP J VP K0 VP L VP N0 VP H VP L VP J VP K VP G VP0 N VP L0 VP J VP H VP J VP J VP K VP P VP K VP L VP0 M VP T VP N VP H VP L VP N VP J VP U VP J VP T VP0 K VP N VP G VP N VP PU_VP F F H J H H H G L M J J T W J J G L 0 F Y K J M F J0 G G L W H N N J K F N F M K 0 K N K L0 K H F K H L Y L L K L L0 N K K0 M M L L H K0 PUF OF L VP VP L VP J VP VP VP0 K VP J VP 0 VP N0 VP 0 F0 VP VP M VP N VP H VP H VP00 H VP0 VP0 VP0 H VP0 0 VP0 M VP0 VP0 VP0 J VP0 J VP0 F VP H VP VP H VP 0 K VP VP H VP H0 VP VP H VP0 VP M VP H VP J0 VP 0 J0 VP F VP K J F K J F H K0 0 M0 F J F 0 G F0 L H L 00 L 0 M 0 0 H0 0 0 H 0 0 L 0 H J K K 0 0 M0 H H H 0 H 0 H0 LG -MIRO-TX H_TSTHI H H H0 H H H J M H P V K P P M J W P J0 W P G G G Y L0 L L Y L N N N P P V0 R V V R V R 0 N0 V T V V T L U R R R R R U R R P0 V P F 0 F H PUG OF 0 J H 0 V K 0 L 0 L M 0 G0 N N 0 M N 0 0 F G0 F0 0 H F F F F F F N N 0 F F G F N 0 H P 0 0 T R0 J 0 M V L F0 0 G N VI_SLT V MSI F 00 H_PU_P_F W 0 MSI0 0 RSV 0 0 RSV 0 RSV 0 RSV 0 RSV LG -MIRO-TX MSI H_PU_P_F MSI0 PU_GTLRF0 TP_VI_SL R 00 R 00 R 00 PU_VP P 0UF 0V 00 YV P UF V 00 YV P0 0UF 0V 00 YV P 0UF 0V 00 YV P 0UF 0V 00 YV P 0UF 0V 00 YV P 0UF 0V 00 YV P 0UF 0V 00 YV P UF V 00 YV P 0UF 0V 00 YV P 0UF 0V 00 YV P 0UF 0V 00 YV P0 UF V 00 YV P 0UF 0V 00 YV P 0UF 0V 00 YV P 0UF 0V 00 YV P 0UF 0V 00 YV P 0UF 0V 00 YV P 0UF 0V 00 YV PT 00UF V /NI LG -MIRO-TX Processor SOKT Size ocument Number Rev ustom. IG-MS ate: Thursday, October, 00 Sheet of PF created with pdffactory Pro trial version

8 GTLH[:] GTLH[:] HRQ#0 HRQ# HRQ# HRQ# HRQ# H_ST#0 H_ST# H_HSP0 H_HSN#0 H_I#0 H_HSP H_HSN# H_I# H_HSP H_HSN# H_I# H_HSP H_HSN# H_I# H_S# H_HTRY# H_RY# H_FR# H_HITM# H_HIT# H_HLOK# H_R0# H_NR# H_PRI# H_SY# H_RS#0 H_RS# H_RS# H_PURST# GTLH J GTLH L GTLH J0 GTLH L GTLH L GTLH K GTLH N GTLH0 N GTLH M GTLH N GTLH M GTLH R GTLH N GTLH N GTLH U GTLH N GTLH R GTLH0 P GTLH R GTLH V GTLH R GTLH U GTLH U GTLH R GTLH V GTLH V GTLH Y GTLH0 V GTLH V GTLH Y GTLH Y GTLH Y GTLH N H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# HRQ#0 F0 HRQ# HRQ0# L HRQ# HRQ# L HRQ# HRQ# G HRQ# HRQ# J HRQ# H_ST#0 M H_ST# HST0# U HST# H_HSP0 L0 H_HSN#0 HSTP0# M H_I#0 HSTN0# M0 H_HSP HINV0# G H_HSN# HSTP# H H_I# HSTN# J H_HSP HINV# G H_HSN# H HSTP# H_I# HSTN# G H_HSP HINV# H_HSN# HSTP# H_I# HSTN# HINV# H_S# W0 H_HTRY# HS# Y0 H_RY# HTRY# W H_FR# HRY# T H_HITM# Y HFR# H_HIT# HHITM# U H_HLOK# V HHIT# H_R0# HLOK# H_NR# W HRQ0# H_PRI# HNR# G H_SY# U0 HPRI# H_RS#0 HSY# U H_RS# HRS0# H_RS# HRS# U H_PURST# HRS# HPURST# UMH FS H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# HSWING HROMP HSOMP HSOMP# HVRF HVRF HLKP HLKN OF R0 P R N0 R M N N L J L J K G0 F F F G G F K H J F M K G K F J F L K H L J M 0 0 R U GTLH0 GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH0 GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH0 GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH0 GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH0 GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH0 GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH GTLH0 GTLH GTLH GTLH HSWING HROMP HSOMP HSOMP MH_GTLRF0 MHLK MHLK# GTLH[:0] GTLH[:] GTLH[:] GTLH[:] R0. % 00 0 XP RXP_0 0 XP RXN_0 0 XP RXP_ 0 XP RXN_ 0 XP RXP_ 0 XP RXN_ 0 XP RXP_ 0 XP RXN_ 0 XP RXP_ 0 XP RXN_ 0 XP RXP_ 0 XP RXN_ 0 XP RXP_ 0 XP RXN_ 0 XP RXP_ 0 XP RXN_ 0 XP RXP_ 0 XP RXN_ 0 XP RXP_ 0 XP RXN_ 0 XP RXP_0 0 XP RXN_0 0 XP RXP_ 0 XP RXN_ 0 XP RXP_ 0 XP RXN_ 0 XP RXP_ 0 XP RXN_ 0 XP RXP_ 0 XP RXN_ 0 XP RXP_ 0 XP RXN_ MI_ITP_MRP_0 MI_ITN_MRN_0 MI_ITP_MRP_ MI_ITN_MRN_ MI_ITP_MRP_ MI_ITN_MRN_ MI_ITP_MRP_ MI_ITN_MRN_ 00M_GLK0 00M_GLK0# 0 SVO_TRL_T 0 SVO_TRL_LK XP RXP_0 XP RXN_0 XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_0 XP RXN_0 XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ MI_ITP_MRP_0 MI_ITN_MRN_0 MI_ITP_MRP_ MI_ITN_MRN_ MI_ITP_MRP_ MI_ITN_MRN_ MI_ITP_MRP_ MI_ITN_MRN_ N F XP_RXP0 G XP_RXN0* K XP_RXP J F XP_RXN* XP_RXP XP_RXN* J XP_RXP H J XP_RXN* XP_RXP H XP_RXN* F XP_RXP XP_RXN* XP_RXP F XP_RXN* XP_RXP XP_RXN* G XP_RXP G L XP_RXN* XP_RXP L XP_RXN* M XP_RXP0 M XP_RXN0* M XP_RXP L XP_RXN* M XP_RXP M XP_RXN* R XP_RXP R0 XP_RXN* T XP_RXP R XP_RXN* R XP_RXP R XP_RXN* W MI_RXP0 V MI_RXN0* Y MI_RXP Y MI_RXN* MI_RXP MI_RXN* MI_RXP MI_RXN* MI UMH XP_TXP0 XP_TXN0* XP_TXP XP_TXN* XP_TXP XP_TXN* XP_TXP XP_TXN* XP_TXP XP_TXN* XP_TXP XP_TXN* XP_TXP XP_TXN* XP_TXP XP_TXN* XP_TXP XP_TXN* XP_TXP XP_TXN* XP_TXP0 XP_TXN0* XP_TXP XP_TXN* XP_TXP XP_TXN* XP_TXP XP_TXN* XP_TXP XP_TXN* XP_TXP XP_TXN* PI MI_TXP0 MI_TXN0* MI_TXP MI_TXN* MI_TXP MI_TXN* MI_TXP MI_TXN* GLKP GLKN* XP_OMPO XP_OMPI G SVO_TRLT SVO_TRLLK OF RLK-G 0 XP TXP_0 XP TXN_0 XP TXP_ 0 XP TXN_ 0 XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ F XP TXP_ XP TXN_ F XP TXP_ G XP TXN_ J XP TXP_ K XP TXN_ L XP TXP_0 K XP TXN_0 N XP TXP_ M XP TXN_ P XP TXP_ N XP TXN_ R XP TXP_ P XP TXN_ U XP TXP_ T XP TXN_ V XP TXP_ U XP TXN_ V V W Y Y LOS TO MH GROMP XP TXP_0 0 XP TXN_0 0 XP TXP_ 0 XP TXN_ 0 XP TXP_ 0 XP TXN_ 0 XP TXP_ 0 XP TXN_ 0 XP TXP_ 0 XP TXN_ 0 XP TXP_ 0 XP TXN_ 0 XP TXP_ 0 XP TXN_ 0 XP TXP_ 0 XP TXN_ 0 XP TXP_ 0 XP TXN_ 0 XP TXP_ 0 XP TXN_ 0 XP TXP_0 0 XP TXN_0 0 XP TXP_ 0 XP TXN_ 0 XP TXP_ 0 XP TXN_ 0 XP TXP_ 0 XP TXN_ 0 XP TXP_ 0 XP TXN_ 0 XP TXP_ 0 XP TXN_ 0 0.UF V YV 00 0.UF V YV UF V YV 00 0.UF V YV 00 0.UF V YV 00 0.UF V YV 00 0.UF V YV 00 0.UF V YV 00 MI_MTP_IRP_0 MI_MTN_IRN_0 MI_MTP_IRP_ MI_MTN_IRN_ MI_MTP_IRP_ MI_MTN_IRN_ MI_MTP_IRP_ MI_MTN_IRN_ R. % 00 V_P_PIXPRSS MI_MTP_IRP_0 MI_MTN_IRN_0 MI_MTP_IRP_ MI_MTN_IRN_ MI_MTP_IRP_ MI_MTN_IRN_ MI_MTP_IRP_ MI_MTN_IRN_ RLK-G 0 V_FS_VTT V_FS_VTT V_FS_VTT R0 0 % 00 R. % 00 HSWING R0. % 00 R. % 00 HSOMP HSOMP R0 00 % 00 R 00 MH_GTLRF0 R0 00 % 00 0.UF V XR P 0V NPO 00 /NI 0 P 0V NPO 00 /NI R0 00 % 00 0 UF 0V YV 0.UF V XR 00 North ridge Size ocument Number Rev ustom. IG-MS ate: Thursday, October, 00 Sheet of PF created with pdffactory Pro trial version

9 V_SM, R_M[0..], R_W#, R_S#, R_RS#, R_0, R_, R_, R_S#0, R_S#, R_K0, R_K,, SOT_0 SOT_ R_LKP0 R_LKN0 R_LKP R_LKN R_LKP R_LKN R SROMP0 0 % 00 R SROMP 0 % 00 R SROMP 0 % 00 R0 SROMP 0 % 00 0.UF V XR 00 R_W# R_S# R_RS# R_0 R_ R_ R_S#0 R_S# R_K0 R_K SOT_0 SOT_ R_LKP0 R_LKN0 R_LKP R_LKN R_LKP R_LKN N R_M0 R_M SM_0 R_M SM_ R_M SM_ R_M SM_ Y R_M SM_ R_M SM_ Y R_M SM_ Y R_M SM_ R_M SM_ R_M0 SM_ Y R_M SM_0 R_M SM_ W R_M SM_ Y R_M SM_ SM_ SW_# Y SS_# SRS_# SS_0 W SS_ SS_ W SS_0# SS_# SS_# SS_# 0 SK_0 Y0 SK_ Y SK_ SK_ Y SOT_0 SOT_ SOT_ SOT_ U SLK_0 R SLK_0# P SLK_ N SLK_# V SLK_ W SLK_# P SLK_ P SLK_# M SLK_ M SLK_# T SLK_ U SLK_# N R_0 RSRV OF RLK-G 0 UMH U SQS_0 R SQS_0# R SM_0 R SQ_0 R SQ_ V SQ_ V SQ_ P SQ_ P SQ_ U SQ_ V SQ_ SQS_ SQS_# SM_ Y SQ_ Y SQ_ SQ_0 Y SQ_ W SQ_ W SQ_ SQ_ SQ_ SQS_ SQS_# Y SM_ Y SQ_ SQ_ W SQ_ Y SQ_ SQ_0 SQ_ 0 SQ_ 0 SQ_ T0 SQS_ U SQS_# N SM_ T SQ_ R SQ_ U SQ_ T SQ_ P SQ_ N SQ_ P0 SQ_0 V0 SQ_ SQS_ SQS_# SM_ V SQ_ U0 SQ_ P SQ_ N SQ_ V0 SQ_ V SQ_ R SQ_ P SQ_ R_QS_P_0 R_QS_N_0 R_M0 R_M0 R_M R_M R_M R_M R_M R_M R_M R_QS_P_ R_QS_N_ R_M R_M R_M R_M0 R_M R_M R_M R_M R_M R_QS_P_ R_QS_N_ R_M R_M R_M R_M R_M R_M0 R_M R_M R_M R_QS_P_ R_QS_N_ R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R R_QS_P_ R0 R_QS_N_ U R_M R_M R_M R_M R_M R_M R_M R_M R_M L R_QS_P_ SQS_ L0 R_QS_N_ SQS_# M R_M SM_ N R_M0 SQ_0 M R_M SQ_ K R_M SQ_ K R_M SQ_ N0 R_M SQ_ N R_M SQ_ L R_M SQ_ L R_M SQ_ G R_QS_P_ SQS_ G R_QS_N_ SQS_# G0 R_M SM_ J0 SQ_ H SQ_ F SQ_0 0 SQ_ J SQ_ J SQ_ F SQ_ F SQ_ SQS_ SQS_# SM_ R_M R_M R_M0 R_M R_M R_M R_M R_M R_QS_P_ R_QS_N_ 0 R_M 0 R_M SQ_ R_M SQ_ R_M SQ_ 0 R_M SQ_ R_M0 SQ_0 R_M SQ_ R_M SQ_ R_M SQ_ R_M[0..] R_M[0..] R_QS_P_0 R_QS_N_0 R_M0 R_QS_P_ R_QS_N_ R_M R_QS_P_ R_QS_N_ R_M R_QS_P_ R_QS_N_ R_M R_QS_P_ R_QS_N_ R_M R_QS_P_ R_QS_N_ R_M R_QS_P_ R_QS_N_ R_M R_QS_P_ R_QS_N_ R_M PF created with pdffactory Pro trial version R_M[0..], R_W#, R_S#, R_RS#, R_0, R_, R_, R_S#0, R_S#, R_K0, R_K, SOT 0, SOT R_LKP0 R_LKN0 R_LKP R_LKN R_LKP R_LKN R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_W# R_S# R_RS# R_0 R_ R_ R_S#0 R_S# R_K0 R_K SOT 0 SOT R_LKP0 R_LKN0 R_LKP R_LKN R_LKP R_LKN MH_VRF SROMP0 SROMP SROMP SROMP SROMPVOL SROMPVOH N SM_0 Y SM_ SM_ SM_ W SM_ SM_ SM_ SM_ Y SM_ SM_ W SM_0 SM_ SM_ Y SM_ Y SM_ SW_# W SS_# W SRS_# Y SS_0 SS_ SS_ SS_0# 0 SS_# Y SS_# Y SS_# Y SK_0 W SK_ SK_ SK_ SOT_0 0 SOT_ SOT_ SOT_ V SLK_0 W SLK_0# U SLK_ T SLK_# V SLK_ T SLK_# U SLK_ R SLK_# V SLK_ W SLK_# N SLK_ P SLK_# RSRV_ W RSRV_ N RSRV_ M RSRV_ G RSRV_ F RSRV_ P SM_SLWIN0 SM_SLWIN M M R_ RSRV_ SVRF N SROMP0 N SROMP 0 SROMP 0 SROMP M SMROMPVOL M0 SMROMPVOH RSRV RLK-G 0 UMH OF V SQS_0 U SQS_0# R SM_0 N SQ_0 N SQ_ W SQ_ W SQ_ N SQ_ N SQ_ N SQ_ U SQ_ SQS_ SQS_# SM_ T SQ_ U SQ_ P SQ_0 R SQ_ R SQ_ U SQ_ V SQ_ U SQ_ P SQS_ R SQS_# W SM_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ T SQS_ U SQS_# P SM_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ W SQS_ U SQS_# U SM_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ SQ_ R_QS_P_0 R_QS_N_0 R_M0 R_M0 R_M R_M R_M R_M R_M R_M R_M R R_QS_P_ P R_QS_N_ W R_M R_M R_M R_M0 R_M R_M R_M R_M R_M R_QS_P_ R_QS_N_ R_M U R_M V U R_M R_M T R_M U R_M0 M V R_M R_M W R_M R_QS_P_ R_QS_N_ R_M V T T P R_M R_M R_M R_M U R_M W R_M R R_M0 N R_M R_QS_P_ R_QS_N_ R_M W V N R_M R_M R_M N U R_M R_M R R_M N R_M R R_M L R_QS_P_ SQS_ L R_QS_N_ SQS_# M R_M SM_ M R_M0 SQ_0 M R_M SQ_ J R_M SQ_ L R_M SQ_ R R_M SQ_ M R_M SQ_ L R_M SQ_ L R_M SQ_ G R_QS_P_ SQS_ G R_QS_N_ SQS_# G R_M SM_ G SQ_ J SQ_ F SQ_0 F SQ_ J SQ_ J SQ_ G SQ_ F SQ_ R_M R_M R_M0 R_M R_M R_M R_M R_M R_QS_P_ SQS_ R_QS_N_ SQS_# R_M SM_ SQ_ SQ_ SQ_ SQ_ SQ_0 SQ_ SQ_ SQ_ R_M R_M R_M R_M R_M0 F R_M R_M R_M R_QS_P_0 R_QS_N_0 R_M0 R_QS_P_ R_QS_N_ R_M R_QS_P_ R_QS_N_ R_M R_QS_P_ R_QS_N_ R_M R_QS_P_ R_QS_N_ R_M R_QS_P_ R_QS_N_ R_M R_QS_P_ R_QS_N_ R_M R_QS_P_ R_QS_N_ R_M V_SM V_SM R0 K % 00 R K % 00 R K % 00 North ridge MH_VRF SROMPVOH R 0.UF V XR 00.0K % 00 SROMPVOL R K % 00 0.UF V XR 00 Size ocument Number Rev ustom. IG-MS 0 0.UF V XR 00 ate: Thursday, October, 00 Sheet of

10 V_SM V_P_OR V_P_OR 0.UF V XR 00 L 0 00 UF 0V YV V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_00 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_0 V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_0 V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_0 V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_0 V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_0 V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_0 V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_0 V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_SMLK_ V_SMLK_ V_SMLK_ V_SMLK_ V_SMLK_ RSRV_ RSRV_ POWR V_GPLL V_HPLL V_MPLL V_PLL V_PLL V_RT VQ_RT G G G G G G0 G G G G G F F F F F0 F F F F Y Y Y Y Y Y W W W W W W W W V V V V V V V V0 V V V V V U U U U U U U0 U U U U U R0 R R R R P P OF NF RLK-G 0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_L_PLL V_XPPLL V_HPLL RSRV_00 V_MPLL V_PLL V_PLL V_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VSM_ VSM_ VSM_ VSM_ VSM_ VSM_ VSM_ VSM_ VSM_ VSM_0 VSM_ VSM_ VSM_ VSM_ VSM_ VSM_ VSM_ VSM_ VSM_ VSM_0 VSM_ VSM_ V_XP_ V_XP_ V_XP_ V_XP_ V_XP_ V_XP_ V_XP_ V_XP_ V_XP_ V_XP_0 V_XP_ V_XP_ V_XP_ V_XP_ V_XP_ V_XP_ V V V_XP V_RT VQ_RT _ L L L L L0 L L L K0 K K J G F J0 J J G0 G G G F0 F F 0 0 L L L0 L L L L L L L L K K K K K0 K K K K K K J Y J J J J J0 J J J J 0 Y0 Y V0 V U U L K L L J J J0 J J J J J J J J H H H G G G G0 G G G G G G G G F F F 0 0 Y Y Y0 Y Y V V V0 V U U0 U U U N N N N N N L J J J G F F P0 Y L J Y Y V P P P P P N N N N M M M L L K K J J H H G G G F F F R R R R 0 0 Y W W0 V V 0 V_P_OR V_P_OR V_ V_FS_VTT V_SM V_P_PIXPRSS V_P FILTR V_P_OR 0.UF V YV 00 UF V 00 YV 0.UF V YV 00 UF 0V YV 0.UF V YV 00 0.UF V YV 00 0 UF V 00 YV V_ V_P FILTR R00 INUTOR UH 00 V_P_OR L V_PLL UF V 00 YV V_P_OR 0.UF V XR 00 L 0 00 V_PLL UF V 00 YV V_P_OR 0.UF V XR 00 L 0 00 V_HPLL UF V 00 YV 0.UF V XR 00 hange in V0., For V_SM not stable V_SFR_OUT VQ_RT V_P_OR L 0 00 V_MPLL V_P_OR L 0 00 V_GPLL V_P_OR V_P_PIXPRSS - 靠近 S L 0 00 V_RT L UF V XR 00 UF V 00 YV 0.UF V XR 00 UF V 00 YV 0.UF V XR 00 P 0UF 0V 00 YV dd T for V_P_OR and PLL voltage no stable T 00UF V X mm 0.0UF V XR 00 0.UF V XR 00 North ridge Size ocument Number Rev ustom. IG-MS Thursday, October, 00 ate: Sheet of 0 PF created with pdffactory Pro trial version

11 N 0, PLTFORM_RST V_P_OR 0.V R0 K % 00 R 0 % 00 R0.K % 00 L_VRF 0.UF V XR 00, R K 00 MH_SL0 MH_SL MH_SL 0 PWROK :TX XP_N_HR MH_SL0 MH_SL MH_SL L_VRF L_RST* G0 J0 J K0 F0 G K J H L N N N M0 L L M M M 0 Y U0 U R R0 U U R R SL0 SL SL LLZTST XORTST RSRV_ XP_SLR RSRV_ XP_N RSRV RSRV_ RSRV_ RSRV_ RSRV_ RSRV_ RSRV_ RSRV_ RSRV_ L_T L_LK L_VRF L_RST# L_PWROK RSRV_ RSRV_0 RSRV_ RSRV_ RSRV_ RSRV_ RSRV_ RSRV_ RSRV_ RSRV_ RSRV_ RSRV_0 MIS VG HSYN VSYN R GRN LU R# GRN# LU# _T _LK RFST RFLKP RFLKN V RSRV_00 RSRV_ RSRV_ RSTIN# PWROK IH_SYN# N TST0 TST TST N_ N_ N_ N_ N_ N_ N_ OF N_ 0 0 L M 0 L M F F M M J N0 VG_R VG_GRN VG_LU MH T MH LK RFST M_RF M_RF# PLTFORM_RST GMH_PWROK IH_SYN# HSYN VSYN VG_R VG_GRN VG_LU MH T MH LK M_RF M_RF# V_P_OR HSYN VSYN PLTFORM_RST 0, IH_SYN# R.K % 00 PWROK, 0.UF V YV 00 /NI RLK-G 0 SL TL 0 PS FRQUNY MHZ (0) 0 0 MHZ () MHZ (00) 0 0 MHZ () PF created with pdffactory Pro trial version N(). IG-MS Size ocument Number Rev ustom ate: Thursday, October, 00 Sheet of

12 Size ocument Number Rev ate: Sheet of IG-MS. N() ustom Thursday, October, 00 Size ocument Number Rev ate: Sheet of IG-MS. N() ustom Thursday, October, 00 Size ocument Number Rev ate: Sheet of IG-MS. N() ustom Thursday, October, 00 GN OF NG RLK-G 0 GN OF NG RLK-G 0 _ 0 _ Y _ Y _0 W _ W _ W _ V _ V _ V _ V _ V _ V _ V _0 V _ V _ U _ U _ U _ U _ U0 _ U _ U _ T _0 T _ T _ T _ T _ R _ R _ R _ R _ R _ R _0 R _ R0 _ R _ R _ R _ P _ P _ P _ P _ N _0 N _ N _ N _ N _ N0 _ N _ N _ N _ N _ N _0 M _ M0 _ M _ M _ M _ M _ M _ M0 _ M _ M _0 M _ M _ M _ M _ L _ L _ K _ J _ J _ J _0 H _ G _ G _ F _ F _ F _ F0 _ F _ F _ F _0 F _ F _ F _ F _ F 0 0 _ 0 _00 _0 _0 _0 _0 _0 _0 _0 _0 _0 _0 _ 0 _ Y _ Y _ Y _ Y _0 Y _ Y _ Y _ Y _ Y0 _ Y _ Y _ Y _ W _ V _0 V _ V _ V _ V _ V _ V _ V _ V _ U _ U _0 U _ U _ U _ T _ T _ R _ R _ R _ R _ R _0 R _ R _ P _ P0 _ P _ P _ P _ P _ N _ N _0 N _ N _ N _ N _ N0 _ N _ N _ M _ M _ M _0 M _ M _ M _ M _ M _ M0 _ M _ M _ L _ L _00 L _0 L _0 L _0 L0 _0 L _0 L _0 L _0 L _0 K _0 K _0 K _ K _ K _ K _ K _ J _ J _ J _ J _ J _0 J _ J _ J _ H _ H _ H _ H0 _ H _ H _ H _0 G _ G _ G _ G _ G _ G _ G _ G _ G _ G _0 F _ F _ F _ F _ F _ F _ Y0 _ F _ F _ F _0 0 W _ W _ W0 _ R _0 _ PF created with pdffactory Pro trial version

13 PR VSLJ IH_PI_LK PIRSTJ IRYJ,0,, PI_PMJ SRRJ STOPJ PLOKJ TRYJ PRRJ FRMJ PGNTJ0 PGNTJ PRQJ0 PRQJ PRQJ PRQJ PIRQJ PIRQJ PIRQJ PIRQJ PIRQJ PGNTJ0 PGNTJ PGNTJ PGNTJ PRQJ0 PRQJ PRQJ PRQJ PRQJ PRQJ PIRQJ PIRQJ PIRQJ PIRQJ PIRQJ PIRQJF PIRQJG PIRQJH IH 0 PR VSL* PILK PIRST* IRY* PM* 0 SRR* F STOP* PLOK* F TRY* PRR* F FRM* GNT0* GNT* GNT* F GNT* GNT*/GPIO GNT*/GPIO RQ0* RQ* RQ* RQ* RQ*/GPIO GPIO/RQ* PIRQ* PIRQ* PIRQ* PIRQ* G GPIO/PIRQ* F GPIO/PIRQF* F GPIO/PIRQG* G GPIO/PIRQH* V_ IH /0* /* /* /* F G G 0 F F _J0 _J _J _J [0..] _J[0..] MI_MTN_IRN_0 MI_MTP_IRP_0 MI_ITN_MRN_0 MI_ITP_MRP_0 MI_MTN_IRN_ MI_MTP_IRP_ MI_ITN_MRN_ MI_ITP_MRP_ MI_MTN_IRN_ MI_MTP_IRP_ MI_ITN_MRN_ MI_ITP_MRP_ MI_MTN_IRN_ MI_MTP_IRP_ MI_ITN_MRN_ MI_ITP_MRP_ HSO_N_ HSO_P_ V_PIXPRSS_PWR LOS TO IH MI_MTN_IRN_0 MI_MTP_IRP_0 0.UF V YV 00 0.UF V YV 00 MI_MTN_IRN_ MI_MTP_IRP_ 0.UF V YV 00 0.UF V YV 00 MI_MTN_IRN_ MI_MTP_IRP_ 0 0.UF V YV 00 0.UF V YV 00 MI_MTN_IRN_ MI_MTP_IRP_ 0.UF V YV 00 0.UF V YV 00 0.UF V YV 00 0.UF V YV 00 MI_ITN_MRN_0_ MI_ITP_MRP_0_ MI_ITN_MRN MI_ITP_MRP MI_ITN_MRN MI_ITP_MRP MI_ITN_MRN MI_ITP_MRP HSI_N HSI_P HSO_N HSO_P V_PIXPRSS_PWR R. % 00 IH V MI0RXN V MI0RXP U MI0TXN U IM0TXP Y MIRXN Y MIRXP W MITXN W MITXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP F PRN_ F PRP_ PTN_ PTP_ H PRN_ H PRP_ G PTN_ G PTP_ K PRN_ K PRP_ J PTN_ J PTP_ M PRN_ M PRP_ L PTN_ L PTP_ P PRN_ P PRP_ N PTN_ N PTP_ T PRN_ T PRP_ R PTN_ R PTP_ MI_ZOMP MI_IROMP MI PI- US USP0N USP0P USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP O0* O* O* O* O* O*/GPIO O*/GPIO0 O*/GPIO USRIS USRIS* LK F F G G H H J J K K L L M M N N US_R_IS US_0- US_0 US_- US_ US_- US_ US_- US_ US_- US_ US_- US_ US_- US_ US_- US_ RN 0K PR 00 US_MHZ V_UL R00. % 00 PRQJ PIRQJ PIRQJ PIRQJ PIRQJ PIRQJ PRQJ PRQJ PRQJ PIRQJ PIRQJ PIRQJ PIRQJ PIRQJ RN.K PR 00 RN.K PR 00 MI_00M_IH_N MI_00M_IH_P MI_00M_IH_N MI_00M_IH_P V_ V_UL V_P_OR MI_LKN MI_LKP IH- PLOKJ STOPJ VSLJ TRYJ IRYJ FRMJ SRRJ PRQJ0 PRQJ PRRJ PIRQJG PIRQJF R.K 00 PI_PMJ R.K 00 PRQJ PIRQJH PRQJ0 PRQJ RN.K PR 00 RN.K PR 00 RN.K PR 00 PGNTJ PGNTJ V_ R K 00 0.UF V YV 00 0.UF V YV 00 0.UF V YV 00 V_UL R0 K 00 0.UF V YV 00 0.UF V YV 00 RSMRSTJ, R K 00 UF V 00 YV RSMRSTJ_I/O, PF created with pdffactory Pro trial version South ridge Size ocument Number Rev ustom. IG-MS ate: Thursday, October, 00 Sheet of

14 P[0..] PKJ PRQ PIORJ PIOWJ PIORY P0 P P PSJ PSJ I_IRQ ST KY P0 P P P P P P P P P P0 P P P P P P0 P P ST ONNTOR-T ST KY ST ONNTOR-T ST KY ST ONNTOR-T ST TLOW- TP0/TLOW* F TP/PRSTP* H TP/PSLP* F TP G RX H H RX- G H H TX- TX G G RX H H RX- G H H TX- TX G G RX H H RX- G H H TX- TX G G RX H H RX- G H H TX- TX G KY ST ONNTOR-T IH 0 G F F 0 F H H F K* RQ F IOR* H IOW* G IORY H 0 F S* S* H IIRQ IH- I ST HOST ST0RXN F ST0RXP ST0TXN G ST0TXP H RSV/STRXN RSV/STRXP RSV/STTXN G H RSV/STTXP STRXN F STRXP STTXN G STTXP H RSV/STRXN RSV/STRXP RSV/STTXN G H RSV/STTXP STLKN F STLKP STRISN H0 STRISP G0 F STL* GPIO/ST0GP F GPIO/STGP H GPIO/STGP H GPIO/STGP 0.0UF V XR UF V XR 00 SST_RXP0 ST_RXP0 SST_RXN0 0 ST_RXN0 SST_TXN0 SST_TXP0 ST_TXN0 ST_TXP UF V XR UF V XR UF V XR UF V XR 00 SST_RXP SST_RXN 0 ST_RXP ST_RXN SST_TXN SST_TXP ST_TXN ST_TXP 0.0UF V XR UF V XR UF V XR UF V XR 00 SST_RXP SST_RXN 0 ST_RXP ST_RXN SST_TXN SST_TXP ST_TXN ST_TXP 0.0UF V XR UF V XR UF V XR UF V XR 00 SST_RXP SST_RXN ST_RXP ST_RXN SST_TXN ST_TXN SST_TXP ST_TXP 0 0.0UF V XR UF V XR 00 SPI_S0 SPI_LK SPI_MOSI SPI_MISO ST_RXN0 ST_RXP0 ST_TXN0 ST_TXP0 ST_RXN ST_RXP ST_TXN ST_TXP ST_RXN ST_RXP ST_TXN ST_TXP ST_RXN ST_RXP ST_TXN ST_TXP ST_R_IS R. % 00 ST_0GP ST_GP ST_GP ST_GP 0GT 0GT H 0M# 0M* G PUSLPJ PUSLP* G IGNN# IGNN* G H_INIT#_V INIT_V* F H_INIT# INIT* INTR INIR F G FRR# FRR* H NMI NMI G RINJ RIN* SRIRQ SRIRQ H F SMIIH# SMI* H STPLK# STPLK* F H_THRMTRIP# THRMTRIP* IH_SPKR,0,, 00M_ST_LKN 00M_ST_LKP V_ R0 WK#_F ST_L 0GT 0M# PUSLPJ IGNN# H_INIT# INTR FRR# NMI RINJ SRIRQ SMIIH# STPLK# H_THRMTRIP#.K 00 R.K 00 /NI 0.UF V YV 00 /NI U R.K 00 ORI ORI R.K 00 /NI IH_SPKR V # HOL# SO SK WP# SI Vss SPI SOKT PIN SPI_MISO_ R lose to U, mils R V_ R K 00 PF created with pdffactory Pro trial version IH_WPJ 0 00 /NI WK# T_V VRT,,,0, SMLK,,,0, SMT R0 K 00 _SIN _SOUT _SYN IH_MHZ IH_INTRUR# FWH0 FWH FWH FWH LRQJ0 LFRM# _ITLK _RSTJ T-R0-V T V_UL.K 00 R0.K 00 R0 R K 00 GPI FWH0 FWH FWH FWH LFRM# R0 00 _SOUT_ R 00 _SYN_ SPI_MOSI SPI_MISO SPI_S0 SPI_LK R M 00 FOR OOT SLT IH_RTX IH_RTX RTRST# GPIO SMLK SMT LINKT# SMLK SMT R,R,R lose to S, mils T_VRG_R_R V_UL K R 00 K UF 0V YV Q R K 00 /NI IH LRQ*/GPIO L0 L L Y L LRQ0* LFRM* U Z_LK R Z_RST* T Z_SI_0 T Z_SI_ T Z_SI_ T Z_SOUT R Z_SYN LK W _S W _IN Y _OUT Y _SHLK V LN_LK U LN_RSTSYN LN_RST* U LN_RX0 V R0 LN_RX T LN_RX.K 00 U LN_TX0 V LN_TX V LN_TX T SOT RTX RTX RTRST* SMLRT*/GPIO SMLK SMT LINKLRT* SMLINK0 SMLINK P SPI_MOSI P SPI_MISO P SPI_S* R SPI_LK P SPI_R IH- R 0K 00 Y.KHZ.PF 0PPM UF 0V YV RTRST# IH_RTX 0 0P 0V NPO 00 R.K 00 V_P_OR 0.UF V YV 00 0.UF V YV 00 LP UIO PROM LN RT SM SPI MIS V_ IH_RTX R0 0M 00 JMOS GPIO/M_USY* GPIO GPIO GPIO 0 GPIO 0 GPIO0 F GPIO GPIO R GPIO GPIO GPIO/PRSLPVR 0 GPIO/STPPI* F GPIO0/STPPU* R GPIO 0 GPIO L_RSV/GPIO L_STT0/GPIO L_STTGPIO G GPIO/LKRUN* GPIO/Z_OK_N* U GPIO/Z_OK_RST* GPIO 0 GPIO 0 GPIO G PUPWRG_GPIO HR X 0.UF V YV 00 THRM* F0 VRMPWRG H0 MH_SYN* PWRIN* RI* SUS_STT* 0 SUSLK SYSRST* PLTRST* F0 WK* Y INTRUR* PWROK Y RSMRST* INTVRMN W SPKR SLP_S* SLP_S* F SLP_S* V_UL V_ GPUSY ORI ORI GPIO GPIO GPIO0 GPIO GPIO_IO_PM GPIO GPIO GPIO GPIO GPIO PWRGOO VRMPWRG 0P 0V NPO 00 R K 00 RST_UTT, PLTRST# PLTRST# WK# IH_INTRUR# PWROK PWROK, RSMRSTJ RSMRSTJ, INTVRMN R0 0K 00 VRT IH_SPKR R 0K 00 R0.K 00 GPIO RN 0K PR 00 GPIO SMLK SMT LINKT# H_INIT#_V R 0K 00 /NI GPI R 0K 00 GPIO THRMJ GPIO GPIO RN 0K PR 00 _SOUT SYN_ R 0K 00 GPUSY R0 0K 00 VRMPWRG ST_GP ST_GP ST_0GP ST_GP RN 0K PR 00 R00 K 00 IH_SYN# South ridge GPIO THRMJ PRSNJ PT GPIO_IO_PM PWRGOO S_PROHOT# 0 VRMPWRG IH_SYN# PWTOUT- IH_RIJ SLP_SJ SLP_S V_UL R K 00 WK# R.K 00 IH_RIJ RN 0K PR 00 GPIO RST_UTT GPIO GPIO_IO_PM VRMPWRG Size ocument Number Rev ustom. IG-MS ate: Thursday, October, 00 Sheet of

15 V_ K K UF V 00 YV V_UL V V_UL V_P_OR 0.UF V YV 00 Q T SOT R K 00 V_RFV V_RFV_SUS 0.UF V YV 00 V_RFV LOS TO S PIN-OUT.0 R,R 0 ohm -> K VMIPLL V_FS_VTT 0.UF V YV 00 0.UF V YV 00 0 V_RFV_SUS 0.UF V YV 00 IHF G R R R R R T T 0 T T T T T U U U U U 0 U U U U U V V V V V 0 V W W W W Y Y Y Y F F F F F 0 F G G G G G G0 G H H 0 H H H H IH F F F F F F G G G G G G G G G G G H H H H H H J J J J J J K K K L L L L L M M M M M M M M M M M M N N N N N N N N N N N N N N N P P P P P P P P P P P R R R R V_P_OR V_P_OR 0.UF V YV 00 V_PIXPRSS_PWR UF V 00 YV F0 F F F G G H H F G H H J J T F F G G H H J J K K L L M M N N P P R R R R R T T T T T U U V V W W Y Y V_PIXPRSS_PWR UF 0V YV 0.UF V YV 00 IH V V V V V V V V V V 0 V V V V V V V V V V 0 V V V V V V V V V V 0 V V V V V V V V V V 0 V V V V V V V V V V 0 V V V V V V V V V V 0 V V V V V V V V V V 0 V V V V V V V V V V 0 V V V IH- 0.UF V YV 00 0 POWR V_PIXPRSS_PWR VSRF VSRF VSRF_SUS VRT VUSPLL VSTPLL VMIPLL V_0_ V_0_ V_0_ V_0_ V_0_ V_0_ V_0_ V_0_ V_0_ V_0_0 V_0_ V_0_ V_0_ V_0_ V_0_ V_0_ V_0_ V_0_ V_0_ V_0_0 V_PU_IO_ V_PU_IO_ V_PU_IO_ V V V V V V V V V V 0 V V V V V V V V V V 0 V V VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS 0 VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS 0 VSUS VSUS VSUS VSUS VSUS_0_ VSUS_0_ VSUS_0_ VSUS_0_ VSUS_0_ G0 F W G L L L L L L M M P P T T U U V V V V V V H 0 G G G H 0 F G G G U G K K K K L L L L L M M N P R V V W W G0 K Y V_RFV V_RFV_SUS VUSPLL VSTPLL VMIPLL 0.UF V YV 00 0 V_ 0.UF V YV 00 V_P0 UF 0V YV V_UL 0.UF V YV 00 VRT 00 0.UF V YV 00 UF 0V YV 0 UF 0V YV V_FS_VTT 0.UF V YV 00 V_P_OR R UF 0V 00 YV UF 0V YV Near S V_P_OR R UF 0V 00 YV 0 South ridge Size ocument Number Rev ustom. IG-MS Thursday, October, 00 ate: Sheet of PF created with pdffactory Pro trial version

16 PLK_0 PLK_IO IH_PI_LK PLK_ SL0 SL SL PLK_0 PLK_IO IH_PI_LK PLK_ V_ V_ R 00 R0 00 R0 00 R0 00 F PI_LK0 PI_LK PI_LK PI_LK SL0 RN K PR 00 FS SL FS SL FS F 0 00 UF 0V YV - T 00UF V X mm, 0.UF V XR 00 0.UF V XR 00 0.UF V XR 00 0 RST_UTT IH_MHZ 0.UF V XR 00,,,0, SMLK,,,0, SMT 0.UF V XR 00 0.UF V XR 00 0.UF V XR 00 0.UF V XR 00 PI_LK0 PI_LK FS FS PI_LK PI_LK R 00 VTT_PG MO_SL R 00 SMLK SMT FS U RTM-0 V_. PU-0 V_. PU-0# V_. PU- 0 V_. PU-# V_. V_. ST/PI-0 V_. ST/PI-0# V_. PI- V_OR PI-# PI- LKRQ#/PI-0 PI-# LKRQ#/PI- PI- FS_/PI- PI-# 0 FS_/PI- PI- SL_P_K#/PI- PI-# SL_0/PI- PI - SYN/PI-F PI-# PU_STOP#/PI - RST# PI_STOP#/PI -# Vtt_PG#/P LINK-0/OT/ST LINK-/OT#/ST# SL_/_M MO/RF- SL_#/_M 0 FS_/RF- GN FS_/RF-0 GN GN_OR SLK GN ST GN GN 0 GN GN GN XIN XOUT 0 RTM- SSOP P SL_ R 00 R 00 R 00 R0 00 R0 00 R 00 R 0K 00 Hi=MHz, Lo=MHz PULK0 PULK0# MHLK MHLK# 00M_ST_LKP 00M_ST_LKN 00M_GLK0 00M_GLK0# 00M_PI LK 0 00M_PI LK# 0 MI_00M_IH_P MI_00M_IH_N 00M_LN_LK 00M_LN_LK# M_RF M_RF# IO_MHZ US_MHZ SL SL SL0 0 0 MHz MHz MHz 0 0 MHz P 0V NPO Y.MHZ PF 0PPM P 0V NPO PU_VP R K 00 V_ 0 UF 0V YV R.K 00 VTT_PG Q N0 SOT V_ RN K PR 00 PI_LK PI_LK MO_SL SL_ PIN PIF_LK=SL P/K(internal pull high) Hi = P 0.V push-pull PU clock Lo = K.V push-pull PU clock Pin Pin Pin/ Pin/ Sel- Sel-0 Link/OT/ST ST/PI -M hipset 0 0 Link ST M Sis 0 OT ST M Intel W/GFX 0 Link PIX M VI ST PIX M Intel For Intel hipset w/o GFX (SL-/0 = ) OT is not necessary PF created with pdffactory Pro trial version PIN MO_SL=SL PIN/=PI-(internal pull low) MO=0 PIN/ is PI#/PI MO= PIN/ is PI_STOP#/PU_STOP# LK GN / IOS (FWH) Size ocument Number Rev ustom. IG-MS ate: Thursday, October, 00 Sheet of

17 R_QS_P_0 R_QS_N_0 R_QS_N_ R_QS_P_ R_QS_N_ R_QS_P_ SOT_0 SOT_ R_QS_N_ R_QS_P_ R_QS_N_ R_QS_P_ R_QS_N_ R_QS_P_ R_QS_N_ R_QS_P_ R_0 R_QS_N_ R_QS_P_ R_ SMLK SMT IMM_VRF_ R_LKN R_M R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_LKP R_M R_M R_M R_M R_M R_M R_LKN0 R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R_LKP0 R_LKP R_M R_M R_M0 R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_LKN R_M0 R_M R_M R_M R_M R_M R_M R_M R_RS# R_W# R_S# R_S#0 R_S# R_ R_K0 R_K R_RS# R_W# R_S# R_LKP R_LKN R_LKN0 R_LKP0 R_LKP R_LKN R_QS_P_[0..] R_QS_N_[0..] SMT SMLK R_0 R_ R_S#0 R_S# R_K0 R_K R_M[0..] SOT_0 R_0 R_ R_ R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M0 R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_M R_M R_M SOT_ IMM_VRF_ R_M R_M V_SM V_ V_SM R_M[0..], R_QS_P_[0..] R_QS_N_[0..] R_W#, R_S#, R_RS#, SMT,,,0, SMLK,,,0, R_0, R_, R_M[0..] R_LKP R_LKN R_LKP0 R_LKN R_LKN0 R_LKP R_M[0..] R_0, R_, R_, SOT_0, SOT_, R_S#0, R_S#, R_K0, R_K, IMM_VRF_ IMM_VRF_ Size ocument Number Rev ate: Sheet of IG-MS. R hannel ustom Thursday, October, 00 Size ocument Number Rev ate: Sheet of IG-MS. R hannel ustom Thursday, October, 00 Size ocument Number Rev ate: Sheet of IG-MS. R hannel ustom Thursday, October, 00 R_ R-0 pin-t R_ R-0 pin-t VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ 0 V V V V V V V V V V V R0 R VSP VRF SL 0 S S 0 S 0 S0 0 0 K K0 S* S0* K*/RFU K/RFU 0 K*/RFU K/RFU K0* K /P 0 / S* RS* W* N N/TST 0 N OT OT0 0 QS0 QS QS QS QS QS QS 0 QS QS QS*0 QS* QS* QS* QS* QS* QS* 0 QS* QS* M0/QS M0/QS0 M0/QS M0/QS M0/QS 0 M0/QS M0/QS M0/QS N/QS* N/QS*0 N/QS* N/QS* N/QS* 0 N/QS* N/QS* N/QS* M0/QS N/QS* Q0 Q Q Q 0 Q Q Q Q Q Q Q0 Q Q Q Q 0 Q Q Q Q 0 Q Q0 Q Q Q 0 Q Q Q Q 0 Q Q Q0 Q Q 0 Q Q Q Q Q 00 Q 0 Q 0 Q0 Q 0 Q Q Q 0 Q 0 Q Q Q Q Q0 0 Q 0 Q Q Q Q Q 0 Q Q Q Q0 Q 0 Q Q 0.UF V YV 00 0.UF V YV 00 R K % 00 R K % 00 R K % 00 R K % 00 PF created with pdffactory Pro trial version

18 SOT 0 SOT R_LKP R_K0 R_LKN R_K R_LKP0 R_LKN0 R_W# R_S# R_RS# R_W# R_LKN R_LKP SMT SMLK R_0 R_ R_M R_M0 R_M R_M R_S# R_RS# R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M R_M0 IMM_VRF_ R_M R_M R_M R_M R_M R_S#0 R_M R_K0 R_K R_S# R_M[0..] R_M R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_M R_ R_0 IMM_VRF_ SMLK SMT R_S#0 R_S# R_QS_P_0 R_QS_N_0 R_QS_P_[0..] R_QS_N_[0..] R_QS_P_ R_QS_N_ R_QS_P_ R_QS_N_ R_QS_N_ R_QS_P_ R_QS_N_ R_QS_P_ R_ R_QS_N_ R_QS_P_ R_QS_P_ R_QS_N_ R_QS_N_ R_QS_P_ SOT 0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M R_M R_M R_M R_M R_M R_M R_M R_M R_M0 R_M0 R_M R_M R_LKN R_LKN R_LKP R_LKP R_LKP0 SOT R_LKN0 R_M R_M R_ V_SM V_ V_ R_S#0, R_S#, R_M[0..] R_M[0..], R_LKN R_RS#, IMM_VRF_ R_LKP0 R_K0, R_LKN0 R_K, R_W#, R_LKP R_LKP SMLK,,,0, SMT,,,0, R_LKN R_S#, SOT 0, SOT, R_QS_P_[0..] R_QS_N_[0..] R_M[0..] R_, R_0, R_, IMM_VRF_ Size ocument Number Rev ate: Sheet of IG-MS. R hannel ustom Thursday, October, 00 Size ocument Number Rev ate: Sheet of IG-MS. R hannel ustom Thursday, October, 00 Size ocument Number Rev ate: Sheet of IG-MS. R hannel ustom Thursday, October, 00 R_ R-0 pin-t R_ R-0 pin-t VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ 0 V V V V V V V V V V V R0 R VSP VRF SL 0 S S 0 S 0 S0 0 0 K K0 S* S0* K*/RFU K/RFU 0 K*/RFU K/RFU K0* K /P 0 / S* RS* W* N N/TST 0 N OT OT0 0 QS0 QS QS QS QS QS QS 0 QS QS QS*0 QS* QS* QS* QS* QS* QS* 0 QS* QS* M0/QS M0/QS0 M0/QS M0/QS M0/QS 0 M0/QS M0/QS M0/QS N/QS* N/QS*0 N/QS* N/QS* N/QS* 0 N/QS* N/QS* N/QS* M0/QS N/QS* Q0 Q Q Q 0 Q Q Q Q Q Q Q0 Q Q Q Q 0 Q Q Q Q 0 Q Q0 Q Q Q 0 Q Q Q Q 0 Q Q Q0 Q Q 0 Q Q Q Q Q 00 Q 0 Q 0 Q0 Q 0 Q Q Q 0 Q 0 Q Q Q Q Q0 0 Q 0 Q Q Q Q Q 0 Q Q Q Q0 Q 0 Q Q 0.UF V YV 00 0.UF V YV 00 PF created with pdffactory Pro trial version

19 V_SM_VTT 0.UF V XR 00 V_SM V_SM_VTT 0.UF V XR 00 0.UF V XR 00 V_SM_VTT V_SM_VTT RN PR 00 RN PR UF V XR 00 0.UF V XR 00 R_M R_M R_M R_M R_M R_M 0.UF V XR UF V XR 00 R_M0 R_M0 RN PR 00 RN PR 00 0.UF V XR 00 0.UF V XR 00 R_M R_M R_M R_M R_M R_M 0 0.UF V XR 00 R_M R_M RN PR 00 RN PR UF V XR 00 R_M R_M R_M R_M R_M R_M 0.UF V XR 00 R_M R_M 0 0.UF V XR 00 0.UF V XR 00 RN PR 00 R_ R_M0 R_0 R_S# RN PR 00 R_ R_, R_, R_M0 R_0 R_0, R_0, R_RS# R_S#, R_RS#, RN PR 00 RN PR 00 R_K R_K, R_K0 R_K0, V_SM R_K0 R_K0, 0 UF 0V YV R_K R_K, 0.UF V XR 00 UF 0V YV 0.UF V XR 00 RN PR 00 R_S#0 R_S# SOT_0 SOT_ R_S#0, R_S#, SOT_0, SOT_, RN PR 00 R_S#0 SOT 0 R_S# SOT R_S#0, SOT 0, R_S#, SOT, 0 UF 0V YV UF 0V YV R 00 R 00 R 00 R 00 R00 00 R_W# R_M R_RS# R_M R_ R 00R_W# R_W#, R_W#, R0 00R_S# R_S#, R 00R_M R_RS#, R 00R_M R0 00R_ R_, R_, 0.UF V XR 00 UF 0V YV 0 0.UF V XR 00 R_M[0..], R_M[0..], UF 0V YV R_M[0..], R_M[0..], R_M[0..], R_M[0..], R_M[0..], R_M[0..], R TRMINTION& SRIL R Size ocument Number Rev ustom. IG-MS Thursday, October, 00 ate: Sheet of PF created with pdffactory Pro trial version

20 V_UL V_ V_ V PX_ V XP TXP_0 XP TXN_0 XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_0 XP TXN_0 XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_0 XP TXP_0 0 0.UF V YV 00 XP TXN_0 XP TXN_0 0 0.UF V YV 00 XP TXP_ XP TXP_ 0 0.UF V YV 00 XP TXN_ XP TXN_ 0 0.UF V YV 00 XP TXP_ XP TXP_ 0 0.UF V YV 00 XP TXN_ XP TXN_ 0 0.UF V YV 00 XP TXP_ XP TXP_ 0 0.UF V YV 00 XP TXN_ XP TXN_ 0 0.UF V YV 00 XP TXP_ XP TXP_ 0 0.UF V YV 00 XP TXN_ XP TXN_ 0 0.UF V YV 00 XP TXP_ XP TXP_ 0.UF V YV 00 XP TXN_ XP TXN_ 0.UF V YV 00 XP TXP_ XP TXP_ 0.UF V YV 00 XP TXN_ XP TXN_ 0.UF V YV 00 XP TXP_ XP TXP_ 0.UF V YV 00 XP TXN_ XP TXN_ 0.UF V YV 00 XP TXP_ XP TXP_ 0.UF V YV 00 XP TXN_ XP TXN_ 0.UF V YV 00 XP TXP_ XP TXP_ 0.UF V YV 00 XP TXN_ XP TXN_ 0 0.UF V YV 00 XP TXP_0 XP TXP_0 0.UF V YV 00 XP TXN_0 XP TXN_0 0.UF V YV 00 XP TXP_ XP TXP_ 0.UF V YV 00 XP TXN_ XP TXN_ 0.UF V YV 00 XP TXP_ XP TXP_ 0.UF V YV 00 XP TXN_ XP TXN_ 0.UF V YV 00 XP TXP_ XP TXP_ 0.UF V YV 00 XP TXN_ XP TXN_ 0 0.UF V YV 00 XP TXP_ XP TXP_ 0.UF V YV 00 XP TXN_ XP TXN_ 0.UF V YV 00 XP TXP_ XP TXP_ 0.UF V YV 00 XP TXN_ XP TXN_ 0.UF V YV 00 XP TXP_0 R % 00 /NI XP TXN_0 XP TXP_ R % 00 /NI XP TXN_ XP TXP_ R % 00 /NI XP TXN_ XP TXP_ R % 00 /NI XP TXN_ 0UF V X. T - - V XP_N_HR,,,, SMLK,,,, SMT,,, WK#_F SVO_TRL_LK SVO_TRL_T XP TXP_0 XP TXN_0 XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_0 XP TXN_0 XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ XP TXP_ XP TXN_ V PRSNT* V V V V GN GN SMLK JTG SMT JTG GN JTG.V JTG JTG.V.VUX.V 0 WK* PWRG RSV GN HSOP0 HSON0 GN PRSNT* GN HSOP HSON GN GN HSOP HSON GN GN HSOP HSON GN RSV PRSNT* GN HSOP HSON GN GN HSOP HSON GN GN HSOP HSON GN GN HSOP HSON GN PRSNT* GN HSOP HSON GN GN HSOP HSON GN GN HSOP0 HSON0 GN GN HSOP HSON GN GN HSOP HSON GN GN HSOP HSON GN GN HSOP HSON GN GN HSOP HSON GN PRSNT* RSV KY GN RFLK RFLK- GN HSIP0 HSIN0 GN RSV GN 0 HSIP HSIN GN GN HSIP HSIN GN GN HSIP 0 HSIN GN RSV RSV GN HSIP HSIN GN GN HSIP 0 HSIN GN GN HSIP HSIN GN GN HSIP HSIN GN RSV 0 GN HSIP HSIN GN GN HSIP HSIN GN GN 0 HSIP0 HSIN0 GN GN HSIP HSIN GN GN HSIP HSIN GN 0 GN HSIP HSIN GN GN HSIP HSIN GN GN 0 HSIP HSIN GN PLTFORM_RST 00M_PI LK 00M_PI LK# XP RXP_0 XP RXP_0 XP RXN_0 XP RXN_0 XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ PLTFORM_RST, XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_ XP RXN_ XP RXP_0 XP RXP_0 XP RXN_0 XP RXN_0 XP RXP_ XP RXP_ XP RXN_ XP RXN_ XP RXP_ XP RXP_ XP RXN_ XP RXN_ XP RXP_ XP RXP_ XP RXN_ XP RXN_ XP RXP_ XP RXP_ XP RXN_ XP RXN_ XP RXP_ XP RXP_ XP RXN_ XP RXN_ PIX- PIN-Y PF created with pdffactory Pro trial version PI XPRSS X Size ocument Number Rev ustom. IG-MS ate: Thursday, October, 00 Sheet 0 of

21 PI_PMJ V V_,,0, WK#_F V- V PI ISL INT V [:0] V_ V- GNT_RQ0 LK0 V _J[:0] PI ISL INT PI V -V TRST- TK V GNT_RQ LK V_ GN TMS PI TO TI V V -V TRST- PIRQJ V INT- TK V PIRQJ PIRQJ INT- INT- GN TMS PIRQJ INT- V TO TI PRSNT- RSV V V 0 0 RSV V V_UL V INT- PRSNT- RSV PIRQJ INT- INT- GN GN PIRQJ INT- V GN GN PRSNT- RSV 0 0 RSV RSV PI_SLOT_RST RSV V PI_SLOT_RST GN RST- PRSNT- RSV PLK_0 LK V0 GN GN PGNTJ0 GN GNT- GN GN PRQJ0 RQ- GN RSV RSV 0 PI_PMJ,,0, V RSV GN RST- 0 0 PLK_ () (0) LK V0 ().V GN GNT- GN () PRQJ RQ- GN () () V RSV 0 0 () GN () (0) _J.V () ().V /-() ISL GN () ().V () () GN () 0 () GN () (0) _J.V () 0 0 () GN /-() ISL.V () ().V _J () () GN () /-().V () (0) FRMJ 0 0 GN FRM- () GN IRYJ IRY- GN.V () TRYJ.V TRY- _J () () VSLJ VSL- GN /-().V STOPJ GN STOP- GN FRM- PLOKJ LOK-.V0 IRYJ IRY- GN 0 PRRJ SMLK,,,,0 PRR- SON 0.V TRY- SMT,,,,0.V SO- VSLJ VSL- GN SRRJ SRR- GN0 GN STOP- PR _J.V PR PLOKJ LOK-.V0 0 /-() () PRRJ PRR- SON 0 ().V.V SO- GN0 () SRRJ SRR- GN0 0 () () _J.V PR (0) GN /-() () GN (0) ().V GN0 () H H H H 0 () () _J0 () /-(0) (0) GN ().V GN (0).V (0) H H () (0) H H () GN () /-(0) GN (0) 0 ().V () (00).V (0) PU_J V V PU_RJ () (0) 0 0 K- RQ- () GN V V GN (0) V V () (00) PU_J V V PI SLOT 0PIN U-T 0 0 K- RQ- V V V V PI SLOT 0PIN U-T V V_ PI_SLOT_RST PI_SLOT_RST PU_RJ V_UL FRMJ TRYJ STOPJ PIRQJ PIRQJ PGNTJ PI_PMJ,,0, SMLK,,,,0 SMT,,,,0 PR _J0 V RN0.K PR 00 PU_RJ PU_J PU_RJ PU_J PF created with pdffactory Pro trial version PI ONNTOR Size ocument Number Rev ustom. IG-MS ate: Thursday, October, 00 Sheet of

22 PF created with pdffactory Pro trial version PI_x ONNTOR Size ocument Number Rev. IG-MS ate: Thursday, October, 00 Sheet of

23 IRSTJ V R IRSTJ.K 00 R 00 PRQ PIOWJ PIORJ PIORY PKJ I_IRQ P P0 PSJ ITPJ R_RSTPJ P P P P P P P P0 P P0 I P P P0 P P P P P PIORY I_IRQ R.K 00 R.K 00 V_ PT PSJ R OX X0 N0 T K 00 P P P[0..] P0 P P P P P P P P P P0 P P P P P V_ 0.UF V YV 00 /NI 0.UF V YV 00 I ONNTORS Size ocument Number Rev ustom. IG-MS ate: Thursday, October, 00 Sheet of PF created with pdffactory Pro trial version

24 V V- JTXPWR VQQ 0.UF V YV 00 0.UF V YV 00 /NI POWR ONN TXV X V V- V_ V 0.UF V YV 00 VSY VSY 0.UF V YV 00 V_ IO_PSON- 0P 0V NPO 00 R.K 00 JTXPWR.V.V -V.V GN GN PSON V GN GN GN V GN GN 0 N POK V VS V V 0 V V GN T POWR ONN TX P V R0 0K 00 TX_PWOK TX_PWOK 0, V_P_OR 0.UF V YV UF V YV 00 0.UF V YV 00 0.UF V YV 00 UF 0V YV UF 0V YV V_ V_UL V_P_OR V_FS_VTT V V_ V 0.UF V YV UF V XR 00 0.UF V YV UF V YV 00 PF created with pdffactory Pro trial version 0UF 0V 00 YV UF V 00 YV 0UF 0V 00 YV 0UF 0V 00 YV 0.UF V YV 00 0.UF V YV 00 0.UF V YV 00 0.UF V YV UF V YV 00 /NI 0.UF V YV 00 TX POWR & ypass P Size ocument Number Rev ustom. IG-MS ate: Thursday, October, 00 Sheet of

25 J0 TSJ0 TRJ0 RTSJ0 SRJ0 RXJ0 RIJ0 TX0 V U 0 V J0 RY0 RIJ0 TSJ0 TRJ0 RTSJ0 SRJ0 TX0 RY RY 0 RY IHRIJ_ V- V J0_ RIJ0_ TSJ0_ TRJ0_ RTSJ0_ SRJ0_ TXJ0_ V_UL RIJ0_ IHRIJ_ IHRIJ_ IH_RIJ PR0 STROJ LFJ PR RXJ0 RXJ0_ RY R PRINITJ PR 0 JOM GN V- PR J0_ RXJ0_ SLTINJ TXJ0_ TRJ0_ STTR TSSOP SRJ0_ RTSJ0_ TSJ0_ PR RIJ0_ 0 PR PR HR X N0 G IH_RIJ PR V R0 R R Y0 Y R Y Q0 N0 SOT RN V RN0 PR 00 PR0 P_PR0 STROJ -ST LFJ F PR P_PR RN0 PR 00 PRINITJ PR PR -INIT P_PR P_PR SLTINJ -SLIN PR PR PR PR SS/ SM K P_PR P_PR P_PR P_PR RN PR 00 R.K 00 RRORJ KJ USY P SLTJ RN.K PR 00 RN.K PR 00 RN RN.K PR 00.K PR 00 RRORJ -ST P_PR0 F P_PR -INIT P_PR -SLIN P_PR P_PR P_PR P_PR P_PR KJ USY P SLTJ -ST P_PR0 P_PR P_PR P_PR P_PR P_PR P_PR P_PR KJ USY P SLTJ JPRNT 0 0 HR X N F RRORJ -INIT -SLIN.K PR 00 OM PORT USPWR_R L_KLK L_KT Q - M M SOT- /NI L_MLK L_MT IO_GN US_ US_- US_0 US_0- US_ US_- US_- US_ US_ US_- US_0 US_0- US_ US_- US_- US_ FULT : - LOS V_UL JUSV V HR X F USPWR_R POLY FUS.0 V_UL_US KLK KT MLK MT RN.K PR 00 PS PORT RN PR 00 L_KLK L_KT L_MLK L_MT L_KLK L_KT L_MT L_MLK P 0V NPO 00 P 0V NPO 00 P 0V NPO 00 PSV P 0V NPO 00 IO_GN JKMS G G G MINI IN ONN P MINI IN ONN P 0.UF V YV 00 JKMS G 0 G US_0 US_ Q Q 0.UF V YV M M M SOT- /NI M SOT- /NI V_UL_US US_ US_ US_0- US_- US_- US_- JRJUS V0 T0 GN0 V T0- T- T GN RJUS ONN GN GN GN GN G G G G RL SI US PORT IO_GN T - 000UF.V X US_- US_ JUS G G US ONN G G IO_GN US_- US_ US_- US_ IO_GN US_0- US_0 OM / LPT, PS, US Size ocument Number Rev ustom. IG-MS 0.UF V YV 00 ate: Thursday, October, 00 Sheet of PF created with pdffactory Pro trial version

26 - FPQ N0 SOT SPK_T MI GPIO FPR IH_SPKR IH_SPKR.K 00 SPK V V V_ V FPR 0 00 FPR FPR JPNL HR X N_P /NI ITPJ ST_L FPRN 0K PR 00 N SM K FP RNT_LMT_HL H_L- 0 FP 0 FP_ R 0 00 V_UL FPQ N0 SOT FPQ N0 SOT N SM K FP V_UL FPR.K 00 FPQ N0 SOT V_SM L 解決挑硬碟問題, 防止電流回灌 MI PWRTNJ, RST_UTT FP 0.UF V YV 00 V V V V LOS TO I/O HIP FULT : - LOS FN_TL R.K 00 US_- US_ US_- US_ US_- US_ US_- US_ R V JSFN WFR X R 0K 00 V R.K 00 R K 00 0P 0V XR 00 /NI R K 00 V K R K 00 FN Q0 V SOT FN FN FN R 0 00 FRW- FINX- FMO- FS- FS- FMO- FIR- FSTP- FW- FWN- FTRK0- FWP- FRT- FH- FSKHG- V_UL K R 0 00 FPR 00 FPRN.K PR 00 FP 0.UF V YV 00 JFN WFR X.MM 0P 0V XR 00 /NI K K Q V SOT F OX X N T RN 0 PR 00 FRW- FINX- FMO- FS- FS- FMO- FIR- FSTP- FW- FWN- FTRK0- FWP- FRT- FH- FSKHG- F POLY FUS.0 T 000UF.V X US_- US_ JUS 0 HR X N T US_- US_ 0.UF V YV 00 US_- US_ US_- US_ JUS 0 HR X N T 0 0.UF V YV 00 F Front PNL US IR FNS Size ocument Number Rev ustom. IG-MS Thursday, October, 00 ate: Sheet of PF created with pdffactory Pro trial version

27 _IN ONNT TO S FRONT_J MI_J LIN_J _RSTJ _SYN _SOUT _SIN _ITLK FRONT_J MI_J LIN_J R 00 R 00 R R.K 00.K 00 GN_U L : LL PORTS SUPPORT R-TSKING R00 R00 LIN_L LIN_L R 00 T 00UF V X mm LIN_R 00 T 00UF V X mm U LIN_R R P 0V NPO 00 RST# (I) FRONT_OUT_L () 0 SYN (I) FRONT_OUT_R () SOUT (I) LIN_IN_L () V. SIN (O) LIN_IN_R () PORT--L ITLK (I) MI_L () PORT--R LIN_IN_L () MI_R () MI_L 00 UF V 00 YV LIN_IN_R () NTR_OUT (O) MI_L R _L (I) LF_OUT (O) MI_R 00 UF V 00 YV _GN (I) SURR_L () MI_R 0 R PORT-F-L _R (I) SURR_R () R.K % 00 SNS_ PORT-F-R MI_L () SNS_ (I) R 0K % 00 MI_R () VOL (I) 0 SNS_ (I) JRF R 0K % 00 LIN_VRFO_R (O) SPIFO (O) SISURR_L (O) SPIFI/P () SISURR_R (O) VRF (O) P_P (I) MI_VRFO_L (O) GPIO0 () LIN_VRFO-L (O) 0 GPIO () MI_VRFO (O) LIN_VRFO GN (P) LIN_VRFO (O) GN (P) MI_VRFO_R (O) V_ (P) V_ (P) GN (P) V_ (P) GN (P) V_ (P) Q L LQFP T SOT LQFP-0_ V_U K K UF 0V YV PORT--L PORT--R PORT--L PORT--R PORT--L PORT--R XT_VOL_TRL JRF MI_VRFO MI_VRFO LIN_VRFO GN_U V_L T T 0 UF V 00 YV 0UF 0V 00 YV UF 0V YV UF 0V YV UF 0V YV V_ R UF V X mm 00UF V X mm UF V 00 YV 0 UF V 00 YV UF V 00 YV GN_U K K LINOUT_L LINOUT_R LIN_L LIN_R MI_L MI_R LINOUT_L LINOUT_R LIN_L LIN_R MI_L MI_R FRONT_IO_SNS MI_VRFO Q T SOT LIN-L LIN-R LIN_L LIN_R R R.K 00.K 00 MI_R MI_L MI_R MI_L V_U XT_VOL_TRL R 0K 00 R00 JRF R0 0K % 00 GN_U PL LOS TO O R 0 00 R00 GN_U R 0 00 IO_GN R00 GN_U PF created with pdffactory Pro trial version MI 0,-,L0 Size ocument Number Rev ustom. IG-MS ate: Thursday, October, 00 Sheet of

28 LIN_L LIN_R LIN_L LIN_R Rear Panel Onboard nalog I/O R 00 R 00 V. LIN_J LIN_LL GN_U LIN_J LIN_RR GN_U LU JK MI_L MI_R LIN_R FRONT_IO_SNS LIN_L V MI_L MI_R LIN_R FRONT_IO_SNS LIN_L V R 0K 00 JUIOF 0K % 00 R 0.K % 00 R HR X NON_PIN 0: INTL H UIO ONGL ONNT : INTL H UIO ONGL UNONNT GN_U ONNT TO S PRSNJ LIN_L LIN_R MI_L MI_R GN_U GN_U UIO NLOG POWR LINOUT_L LINOUT_R LINOUT_L LINOUT_R FRONT_J LINOUT_LL GN_GR FRONT_J LINOUT_RR GN_U GRN JK V V_U O I JUIO UIO JK H LU Q RN K PR 00 00P 0V NPO 00 00P 0V NPO 00 - M M SOT- /NI JUIO UIO JK H R 00 R 00 R K 00 V. R K 00 00P 0V NPO 00 00P 0V NPO 00 Q V Q ZH-J SOT- R 0 % 00 R 0 % 00 - T 00UF V X mm MI_RR LINOUT_RR MI_LL M - LINOUT_LL GN_U GN_U M SOT- /NI G G JUIO MI_VRFO Q T SOT K K R.K 00 R.K 00 JUIO UIO JK H FOR L UIO=UIOJK(W/T J) G G G G G G G H UIO JK H MI_L MI_R MI_L MI_R R0 00 R 00 MI_J MI_LL GN_PI MI_J MI_RR GN_U PINK JK IO_GN V. 00P 0V NPO 00 00P 0V NPO 00 GN_U 0.-->.0 版.. 改 connector Jpin 和 GNpin 交換 PF created with pdffactory Pro trial version audio connector Size ocument Number Rev ustom. Thursday, October, 00 IG-MS ate: Sheet of

29 PWM_V_VR P K Pre-OVP ircuit P SS/ SM V_UL T SOT P 0.UF V YV 00 K V To Reduce ootstarp xtracharge PR. 00 P UF V 00 YV PR. 00 P PR. 00 UF V 00 YV ootstrap-apacitor VOOT P PWM_VR,0 VTT_OUT_RIGHT VI Pull-up UF V 00 YV P P P T SOT UF V 00 YV OOT UF V 00 YV OOT OOT P T SOT irect onnection To PU 0 PWM_N VI0 VI PWM_N PRN K PR 00 PRN K PR 00 PU OUTN VI0 VI SGN SGN 0 V N. N. PGN VR PGN VR PGN 0 VR OOT UG P 0.UF V XR 00 PH PR 0 00 PR 0K 00 G VIN S PQ0 VIN P00G TO P.UF V YV 00 PL INUTOR 0.UH -KQ PU_VP VI VI VI VI VI VI TP_VI_SL lose to the evice LG PWM_S- PWM_S PR 0 00 PR lose to the evice K 00 P 0.0UF V XR 00 VIN PQ PN0LG TO PR0. 00 P PR 00P 0V XR 00 ISN_SHORT /NI S S- PR ISN_SHORT /NI PT0 PT PT 0UF-S.V X LIT 0UF-S.V X LIT 0UF-S.V X LIT - - V PHS_SL PWM_OVP P 0P 0V NPO 00 OOT UG P 0.UF V XR 00 PH PR 0 00 G S PQ VIN P00G TO P.UF V YV 00 PU_VP PR.K % 00 /NI PU_VP PR.K % 00OST P P 0V NPO 00 OS_FULT 0K 00 /NI PWM_S- LG PWM_S PR 0 00 PR.K % 00 PQ PN0LG TO PR K 00 P 0.0UF V XR 00 PR. 00 P PR 00P 0V XR 00 ISN_SHORT /NI S S- PT PT 0UF V X /NI 0UF-S.V X LIT - - PT PT 0UF V X /NI 0UF-S.V X LIT - PR K 00 PWMPWRG PR K 00 lose to the evice OOT UG P 0.UF V XR 00 PH P 0.UF V YV 00 /NI PR0 0K 00 G VIN VIN PQ P00G TO LG PR.K 00 P 00P 0V XR LT PWM_OMP PWM_F PWM_S- PWM_S lose to the evice PR.K % 00 PR K 00 P 0.0UF V XR 00 S PR ISN_SHORT /NI PWM_TM THRML MONITOR PR % 00 ROOP VOR_OVL VPU0 VPU PWM_VSN VQQ VIN efault UF V 0X0X LR O PT PT 00UF V 0X0X LR O 00UF V 0X0X LR O _SNS V_SNS OVPU0 OVPU R K % 00 OV_PU PU_VP V_UL V_ VRMPWRG VRMPWRG P.UF V YV 00 PQ PR. 00 P P 0V NPO 00 P 0.UF V YV 00 /NI PN0LG TO P PR 00P 0V XR 00 ISN_SHORT /NI P 0P 0V NPO 00 PR 0 00 PR.K % 00 PT PR 0 00 PR R.K 00 Q N0 SOT OOT 0 UGT N.. PHS 0 VI VI VI VI VI VI VI_SL LGT S- S PR.K % 00 P0 0.UF V YV 00 /NI - PR 0K 00 PHS_SL OVP OOT UGT N.. PHS PR 0K 00 PL INUTOR 0.UH -KQ PR OST OS/FULT SSOS/M L0 TQFP LGT S- S PR ISN_SHORT /NI - 0.UF V YV 00 /NI P P N SM SS_N OOT UGT PHS N.. PR S PL INUTOR 0.UH -KQ LGT PR 0 00 LT OMP F S- S- S 0 TM ROOP PR 0 % 00 P0 000P 0V XR 00 /NI 0 VSN FG VR_FN VR_HOT PL INUTOR.0UH N.0 N. N. N. N. N. N. XP R K % 00 PR /NI PR /NI R.K 00 Q N0 SOT 0.UF V YV 00 PWMPWRG R 0K 00 V_OR - onverter IG-MS Size ocument Number Rev ustom. Thursday, October, 00 ate: Sheet of PF created with pdffactory Pro trial version

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11 Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

Model Name: 8I945GMF. Revision 1.0

Model Name: 8I945GMF. Revision 1.0 Model Name: IGMF SHEET TITLE Revision.0 SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

MT9V128(SOC356) 63IBGA HB DEMO3 Card

MT9V128(SOC356) 63IBGA HB DEMO3 Card MT9V(SO) IG H MO ard Page escription Page lock iagram Pinout Sensor Power Supply VideoOut_lock_Reset xternal Interface Rev Who ate escription Rev 0.0 jwrede 0/0/0 ase Schematic for ustom esign Rev 0. aralex

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL SHEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: IGME TITLE Revision.0 SHEET TITLE OVER SHEET LOK IGRM OM & P MOIFY HISTORY 0 P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160 Service Service Service W-V0 0-0 Product Service Group udio Service Information lready published Service Informations: ORRTION TO SRVI MNUL elow are corrections to the circuit diagram parts list: OMI OR

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

PCI9054RDK-860 BLOCK DIAGRAM

PCI9054RDK-860 BLOCK DIAGRAM N HISTORY N NUMR T NOT xxx-xxx 0/0/. M signals added: R0, R, R, and R to include VFLS[:0] and FRZ to the M connector.. dded pull up to and : R, R, R, R, U, and U0. xxx-xxx 0//. SRM: added R MUX(U,U,U):

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

Am186CC and Am186CH POTS Line Card

Am186CC and Am186CH POTS Line Card RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

REFERENCE DESIGN PCIE SINGLE LANE 1000/100/10 BASE-T INTEL 82583V ETHERNET CONTROLLER

REFERENCE DESIGN PCIE SINGLE LANE 1000/100/10 BASE-T INTEL 82583V ETHERNET CONTROLLER RRN SIGN PI SGL LN 000/00/0 S-T TL V THRNT ONTROLLR TL LN SS IVISION N.. th VNU HILLSORO, OR TITL SIZ O OUMNT NUMR RV T SHT V RRN SIGN.0 0--00 UNTIONL LOK IGRM TL LN SS IVISION N.. th VNU HILLSORO, OR

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

SM XBEE MODULE XBEE SMT MODULE NC GND GND RF_SELECT VCC COMM/AD0/DIO0 AD1/DIO1 DOUT/DIO13 AD2/DIO2 DIN/CONFIG/DIO14 DIO12 AD3/DIO3 RESET RTS/DIO6

SM XBEE MODULE XBEE SMT MODULE NC GND GND RF_SELECT VCC COMM/AD0/DIO0 AD1/DIO1 DOUT/DIO13 AD2/DIO2 DIN/CONFIG/DIO14 DIO12 AD3/DIO3 RESET RTS/DIO6 0 ONI N RST SW T00Q R 0 X_V R0 TI TMS T TO R IN T R V P TSW0 0 urrent Testing TSW00S P R OUT IO RSSI_PWM PWM X_V 0 0u/0V R R R R R R TR/PIN_SP 0u 00n p.p X_OUT X_IN X_IO X_RST X_PWM X_/MS_X X_TR/PIN_SP

More information

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested

More information

XBee Interface Board XBIB-U-DEV TH/SMT Hybrid

XBee Interface Board XBIB-U-DEV TH/SMT Hybrid 0 ONI N RST V X_V P ONRVSM00 X_V Populate jumper to switch rf output to onboard RPSM P TSW00S SW T00Q SW T00Q R 0 X_V R0 TI TMS T TO R IN T R P TSW0 0 0 urrent Testing TSW00S P R OUT IO RSSI_PWM PWM TR/PIN_SP

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N 0 THIS RWG ONORMS TO.S. -T-0-00-0- U/0V +/-% 00N +/-0% 0N +/-0% U/0V +/-% 00N +/-0% 0 0N +/-0% R R 0R % P/0V +/-% K % U S YLLOW U 0 U U S0LV0 MLKTON /R S S R SK LS MULTI U/0V +/-% 00N +/-0% 0N +/-0% LLK+

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1 header). Also used on IO Matrix (IOMx) NXP VKIT-SZV Table of ontents 0 LOK IGRM N NOTS 0 I/O Headers 0 Power/MU 0 Peripherals 0 US/OSM Revisions Rev escription esigner ate X Initial raft 00 Release 0/0/ X hanged MU to SZV 0// U T I O N : This

More information

SIT REV : 3A

SIT REV : 3A Inverter"WXG VIN(V): W.V: W Power / converter Page 0~ lcok Gen. K0-M PU IS0 / P-M(othan)/eleron IS0 Page / Page V lock iagram SIT RV : 00-0- SVIO Page RT Page lviso-gm R /00 Page //// Page /0 WLN Mini-PI

More information

SVT REV : 3B

SVT REV : 3B Inverter"WXG VIN(V): W.V: W Power / converter Page 0~ lcok Gen. K0-M PU IS0 / P-M(othan)/eleron IS0 Page / Page V lock iagram SVT RV : 00-0- SVIO Page RT Page lviso-gm R /00 Page //// Page /0 WLN Mini-PI

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

Version 300. CPU: Willamette/Northwood mpga-478b Processor

Version 300. CPU: Willamette/Northwood mpga-478b Processor MS- Version 00 NTL (R) rookdale- hipset Willamette/Northwood pin mp- Processor Schematics PU: Willamette/Northwood mp- Processor System rookdale- hipset: NTL MH (North ridge) NTL H (South ridge) On oard

More information

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF. POWER_KEY POWER_OFF US_IN WKEUP H_ET HG_STTUS PLYKEY +VRT VT VUS +VRT LI_.V LI_.V VUS VT VTT VTT VTT +V +V +V +V VTT V +V T uf uf R k R k uf uf R k R k VIN VOUT U XPM U XPM Vbat ON ON ON ON KW ON/OFF KW

More information

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3 MU THERMISTOR- MU LI_RX LI_TX LI_RX LI_TX MX_TX MX_RX MX_/RE MX_E MX_TX MX_RX MX_/RE MX_E MX_LI +.V_MU R 0K R 0K R R R R LE_POWER_STGE - Out GN J LE- -V LE Power Stage LE_POWER_STGE - Out GN J LE- -V LE

More information

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3. Title Page lock iagram MU & rduino Headers OSM & Power Supply On-board Peripherials Revisions Rev escription ate -Jun- V.0 -Feb- pproved Microcontroller Product Group 0 William annon rive West ustin, T

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

Foxconn Precision Co. Inc. G41M04 Schematic

Foxconn Precision Co. Inc. G41M04 Schematic Foxconn Precision o. Inc. GM Schematic Page Index. Index Page. Topology. Rest Map. lock istribution. Power elivery Map. Power Sequence. LOKGEN. Power / MIS onnectors. VR.-ON NP. V V FS. STRV _UL. LG -.

More information

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND +V +V 00nF/0V 00nF/0V 00nF/0V 00R/00MHz.µF/0V 00nF/V 00nF/V 0K K n.b. 0k 0k 00/p/0v 00/p/0v MHZ-.X. 00nF/V 0R 0R µ/v MK0XVLK MK0XVLK 00nF/0V 00nF/0V µ/v 00R/00MHz 0R 0 0 0 L0 0 0 R0 R0 R0 R0 L0 L0 Y0 0

More information

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS +V Host MSP +V R MSP_SS MSP_MOSI MSP_MISO V_HOST MOTOR_T_VSNS_ OMMS_MOSI OMMS_MISO OMMS_SLK OMMS_SS URT TX URT RX V V V V P._T._M_RTLK VRF-_VRF- P._T._TLK_OUT VRF+_VRF+ P._T._TLK_OUT P._T._UST P._T._UST

More information

H-LCD700 Service Manual

H-LCD700 Service Manual H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug

More information

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM MU LE POWER STGE MU MX LI LI_TX LI_RX THERMISTOR- MX_RX MX_TX MX_E MX_/RE EN_ EN_ EN_ EN _ V LE Power Stage LE POWER STGE LE+ LE- LE+ LE- R R 0 J 0 Way 0 LI_TX LI_RX MX_RX MX_TX MX_E MX_/RE V LE Power

More information

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0] STTTW STTLKW POW[:0] PTW[:0] SYNHW PLKW Sheet_ STTTS STTLKS POS[:0] PTS[:0] SYNHS PLKS Sheet_ Spareates PLKS SYNHS PTS[:0] POS[:0] STTLKS STTTS MLKS MTS Sheet_ PLKW PLKS SYNHW SYNHS PTW[:0] PTS[:0] POW[:0]

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

Intel 100MHz Pentium(R) II processor/440gx AGPset Dual-Processor Customer Reference Schematics

Intel 100MHz Pentium(R) II processor/440gx AGPset Dual-Processor Customer Reference Schematics Revision.0 Intel 00MHz Pentium(R) II processor/0gx GPset ual-processor ustomer Reference Schematics TITL PLTFORM OMPONNTS IVISION 00 PRIRI ITY R. FM- FOLSOM, 0 PG OVR SHT LOK IGRM SLOT ONNTOR,,, LK SYNTHSIZR

More information

Stand by & Multi Block

Stand by & Multi Block _NEUTRL LX0S _LIVE 0.,.0mH + 0%, - 0% HOT Stand by & Multi lock TM0S MULTI TRNS(EER) M /KV RM0 M0 K/W(R) /00V M SFF00G(00V/0) 0 M0 M0 UF00 UF00 M UF00 OL M.uF/0V(L0W) QM OL S-GN ZM MMZVTG RM RM 00K(0)F

More information

FX18 DDR0/DDR1. PCIe/SD/SPI/CONFIG

FX18 DDR0/DDR1. PCIe/SD/SPI/CONFIG ate: feb 0 Kiad... ev: V Size: Id: / Title: alatea ile: alatea.sch Sheet: / License: Y-S PowerSypply PowerSypply.sch X NK()/NK(X) 0/ PIe/S/SPI/ONI NK()/NK0(X)/TP P OUPLIN POW SUPPLY.sch 0_[0..] 0_[0..]

More information

3JTech PP TTL/RS232. User s Manual & Programming Guide

3JTech PP TTL/RS232. User s Manual & Programming Guide JTech PP-00 TTL/RS User s Manual & Programming Guide Revision. J Tech o., Ltd. Fu-Hsing N. Rd., F Taipei, Taiwan Tel: +--00 9 info@jtech.com.tw JTech (J Eng.), Inc. E. Valley lvd., Suite ity of Industry,

More information

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND R White R Red _TX_Q_P J 0-0 0 _TX_I_P _TX_I_N _TX_Q_P _TX_Q_N L _TX_I_P _TX_I_N.R -d ttenuator.r.r 00pF_0V JP SM _TX_Q_P _TX_Q_N _TX_Q_P _TX_Q_N GN VV VV VV_TX VV VV VV_TX Modulator L L PowerSupply J POWER

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

PCnet-FAST+ Am79C PQFP

PCnet-FAST+ Am79C PQFP NOTE: Place bypass caps close to power pins. EEPROM Pnet-FST+ m 0 PFP EEPROM Revision ate rawn omments 0 S Initial Release. NetPHY-LP LT Reference esign 0// S // // RF NetPHY-LP_LT_ Wednesday, ugust, NetPHY-LP

More information

Power. Video out. LGDC Subsystem

Power. Video out. LGDC Subsystem Power LE_UX# LG Evaluation System: Mainboard Revision: P Reference I: 00 # Video out LG Subsystem _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I/O ISP_LK I[..0] ISP_[..0]

More information

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector.

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE - Power us and Switches

More information

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14 A ISIONS ZONE LTR ESRIPTION ATE APPROVE A INITIAL RELEASE --_0:0 J 0 0 0,,,, AF JP PAR [:0] ON PIV 0 SO LAV EN LK PHYS M LK STAT_A M0 M R R R R R R R 0K J J AR AR[:0] AR AR AR AR0 AR AR[:0] AR AR AR AR0

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M

[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M R00 R000 J00 MI-OS-T J000 MI-OS-T V T V T 0.u.V 0 J00 000 0.u.V R-00 MIIS0 MIIS0 [,,] [,] [,,,] [,] V0 V00 V0 p 00 00p 00 p 00 V0 VUS VIO T_HG_STT GPIO_HG_N 00 p 0 p 00 p 0 p 00p 0 00p 0 R0 R0 00K 0 LM0SN

More information

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31] V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH

More information

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/ Power power.sch udio SOUN_OUT audio.sch Phi P[0..] P[0..] Phi P[0..] P[0..] PU Phi P[0..] P[0..] [0..] [0..] I/O MP ROMIS Phi [0..] [0..] I/O MP ROMIS Phi UL [0..] [0..] VI_S MP ula.sch LUE RE SYN M[0..]

More information

Revision History. EFR32 Mighty Gecko Dual PHY Radio Board. 2.4 GHz 13dBm / MHz 14 dbm, DCDC to PAVDD. Board Function Page. Rev.

Revision History. EFR32 Mighty Gecko Dual PHY Radio Board. 2.4 GHz 13dBm / MHz 14 dbm, DCDC to PAVDD. Board Function Page. Rev. EFR Mighty Gecko ual PHY Radio oard. GHz dm / 868-9 MHz dm, to PV oard Function Page Title Page History Rev. escription. GHz RF, ntenna & Power 00 Prototype version. SubGHz RF, ntenna & Power EFR, PRO

More information

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds. lock iagram Ethernet PoE Level Translators SPI HNSHKE URT tmega U US ISP MHz User button Leds Wi-Fi Module U GPIO Headers micros US US Host MHz lock iagram Size ocument Number Rev Yun ate: Thursday, January,

More information

FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.

FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V. [K-] K- K Evaluation oard Rev.0 GENERL ESRIPTION The K- is an evaluation kit for the K; a digital signal processor (SP) with channels digital data interface. It realizes an easy evaluation of the audio

More information

TEST INTERFACE PORT 7,3. Schematics

TEST INTERFACE PORT 7,3. Schematics Table Of ontents Page : over.sh Page : Inputs.SH Page : MH.SH Page : Ports.SH Page : isplays.sh Page : atainfo.sh Page : thernet.sh Page : ebug.sh TST INTRF PORT, Schematics RV. Sheet : Removed K pull

More information

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON 0 _HI _LO F J 0V J 0V J 0V T T-00-N V V- KP0M 00uF/V _ON V N JV J ON -V_LY _ON V N W-0---S-0 _ON N PW000-SFH P.O. OX 0, NL. PTOOUH, ONTIO N KJ Y PHON (0) - FX (0) -0 WWW.YSTON. LT 00 igital Power Supply

More information

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45

AML7266-H. Feature table. Block Thursday, February 12, 2009 AMLOGIC AML7266-H. Main Chip: Internal: Video: Audio: Interfaces: UART USB HOST RJ45 ON Y Pb Pr is(smk,sk,slrk,s) MP U V V pin con to Mainboard IR MI MI U WM SMK,SK,SLRK MII_(ST) URT JTG con U ML-H SPI FLSH U MXL-G U NN FLSH KFGU Gb SL +.V/. POR LO U +.V RJ RMII Eth PHY U LN US HOST RMII

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

[1] [1] C7 10nF. C4 10nF SCL [2] SDA [2] CS_SD PWR_PRSNT [4] INT_BTN0 [2] INT_BTN1 [2] LOADER_EN [4] [1] TXLED [1] J11 [1] RST +3V3 RST

[1] [1] C7 10nF. C4 10nF SCL [2] SDA [2] CS_SD PWR_PRSNT [4] INT_BTN0 [2] INT_BTN1 [2] LOADER_EN [4] [1] TXLED [1] J11 [1] RST +3V3 RST 0 [] [] [] [] [] [] [] [] [] [] [] [] MOSI MISO SK 0 H H N_MS TMS RX TX SL J P_MOSI P_MISO P_SK P_ P_IO0 P_IO P_IO P_ P_ 0 P0_GN P_NT P_GN/NT P_RXL/SS P_TXL P_IO P_(SL) P_(S) P_ P_0 0 P0_ P_ P_IO P_R+

More information

Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09

Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09 Table of ontents Notes F & PL MRM, S & SFLSH OPTIONL PORT Rev X0 escription onvert into FSL template Revisions X ll parts FL //0 X Replaced U with the correct part //0 X X Replaced some components with

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD fb_inj fb_inj JS0 JS JS U JS Vsyn JS V PT/K 0 VSS PT/K GMXF- GMXF PT/K OS- JS OS PT/K OS- OS PT/K Squirt- RST PT/K ccel- PT0 PT/K Idle- JS Warmup- PT PT0/K0 FP- PT VSS 0 PT V TX- PT PT/ 0 JS JS0 RX- PT0/Tx

More information

XO2 DPHY RX Resistor Networks

XO2 DPHY RX Resistor Networks PHY_0_P_RX PHY_0_N_RX [] [] R R LP_0_P_RX HS_0_P_RX HS_0_N_RX LP_0_N_RX PHY_LK0_P_RX PHY_LK0_N_RX PHY_LK_P_RX PHY_LK_N_RX [] [] [] [] R R6 R8 R0 LP_LK0_P_RX HS_LK0_P_RX HS_LK0_N_RX LP_LK0_N_RX LP_LK_P_RX

More information

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0.

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0. .V_MU.V_MU N V0LT P V N V N V N V N V 0.0U ES solution 0 0.0U J 0.0U J 0.0U J PV TP 0.U U 0 V WP SL VSS S T0 R 0 0 R R.K.K _WP_ R.K SU_SL SU_S SU_S R.V TP TP TP TP0 G J 0 00 TP TP TP TP TP TP R R R R R+

More information

Virtex 5 FF1738 DUT. Single Ended Socket Clocks 2X. Differential SMA Clocks 2X. Differential SMA MGT Clocks 2X D. Upstream Connector.

Virtex 5 FF1738 DUT. Single Ended Socket Clocks 2X. Differential SMA Clocks 2X. Differential SMA MGT Clocks 2X D. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE 0- Power us and Switches

More information

Cover Sheet Block Diagram MAIN CLOCK GEN DDR CLOCK BUFFER mpga478-b INTEL CPU Sockets DDR SLOT DDR TERMINATOR SIS 961A SOUTH BRIDGE AC'97 CODEC

Cover Sheet Block Diagram MAIN CLOCK GEN DDR CLOCK BUFFER mpga478-b INTEL CPU Sockets DDR SLOT DDR TERMINATOR SIS 961A SOUTH BRIDGE AC'97 CODEC Last chematic Update ate: // M- VRION: I / HIPT Willamette/Northwood pin mp- Processor chematics over heet lock iagram MIN LOK N R LOK UFFR mp- INTL PU ockets - I / NORTH RI - PU: Willamette/Northwood

More information

DO NOT POPULATE FOR 721A-B ASSY TYPE

DO NOT POPULATE FOR 721A-B ASSY TYPE V R 0 R 0 R 0 R 0 R 0 R 0 TP TP pf 000pF 000pF 000pF R R R R R K % 0.0uF R.0K % 000pF IFFOUT pf R K % R 0 0 UVJ R K % U LTUH PLLIN PLLFLTR F IFF IFFOUT SENSE SENSE SENSE RUN/ UVJ SGN LKOUT OOST TG G OOST

More information

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE -0 Power us and Switches V OR V JK RIK VINT VINT JK

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

PCBA Rev 80.L9581G001 PCBA P/N: PCB P/N: PCB Rev 00.L9581G001. Title Content Size Document Number Rev C. A Date: Tuesday, December 15, 2009 FLD1.

PCBA Rev 80.L9581G001 PCBA P/N: PCB P/N: PCB Rev 00.L9581G001. Title Content Size Document Number Rev C. A Date: Tuesday, December 15, 2009 FLD1. ontent : P0_ontent P0_lock_iagram P0_FPG_I/O_ P0_FPG_I/O_ P0_FPG_Power&Memory P0_External_onnector P0_M_REG P0_I_Level_Shift P0_MU P0_Power pprover Jim esigner enson rawer enson P P/N: P Rev 0.LG00 P P/N:

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

PA1A BLOCK DIAGRAM NWD/PRESCOTT / SPRINGDALE

PA1A BLOCK DIAGRAM NWD/PRESCOTT / SPRINGDALE P LOK IGRM NW/PRSOTT / SPRINGL /TT ONNTOR TT HRGR PG PG NW/PRSOTT Pins (Micro-FPG) PU Thermal Sensor PG locking K PG PU OR ISL PG, / MX PG PG R-SOIMM R-SOIMM Primary Master I - H PG HNNL R SRM.V, MHz.

More information