Foxconn Precision Co. Inc. G41M04 Schematic

Size: px
Start display at page:

Download "Foxconn Precision Co. Inc. G41M04 Schematic"

Transcription

1 Foxconn Precision o. Inc. GM Schematic Page Index. Index Page. Topology. Rest Map. lock istribution. Power elivery Map. Power Sequence. LOKGEN. Power / MIS onnectors. VR.-ON NP. V V FS. STRV _UL. LG -. LG -. Eaglelake -GMH -. Eaglelake -GMH -. Eaglelake -GMH -. Eaglelake -GMH -. R hannel. R hannel. PI Express x Gfx Slot. VG. IH -. IH -. IH - Fab.. ata: //. RER US. FRONT US. PI Express xslot. LN-RTLEL/L. UIO /. Super I/O -ITF. Keyboard / Mouse / Fan Serial Port / IR / IR. OR I. hanglist. VI. PI FOXONN PEG Index Page GM Size ocument Number Rev Tuesday, ugust, ate: Sheet of

2 VR. Phase PWM Yorkfield Wolfdale LG Processor Socket T /// FS K- lock PI Express x External Graphics ard PI Express x Port R / hannel R IMM VG onnector VI onnector GMH Eaglelake R / hannel R IMM ack Panel US. Port US. Port US. Port US. Port Lanes irect Media Interface (MI) ontroller Link PIe port SPI Flash LN L Realtek PI Slot X Header US. Port IH US. Port US. Port US. Port IE LP I/F SPI Flash (IOS) Serial T ST onnector HI, RI,,, ST onnector ST onnector ST onnector PI Express x Super I/O IT/FX LP I/F TPM TPM H odec Realtek L/ IR/IR Serial Floppy rive onnector FOXONN PEG TOPOLOGY GM Size ocument Number Rev Monday, November, ate: Sheet of

3 PU (edar Mill/Presler/onroe/llendale) LG processor PU_PWRG PURST# TX Power Vtt_PwrGd K PWRG_PS PS_ON# Translation ircuitry PWRG_V PWROK GMH roadwater PURST# PI Express x RSTIN# IH SLP_M# IH_PWRG K_PWRG PIRST# PLTRST# Front Panel PWROK Z_RST# RST# udio FR_RST SYS_RESET# LN_RSTSYN SW_ON PWRTN# SLP_S# RSMRST# RIN# RST# TPM Power on/off circuit RST# KRST RSMRST# Super IO SLP_S# PSOUT RST# PI Slot RST# PIe Slot PIe LN PSIN PSOUT# RST# IE ontroller RSMRST circuit FOXONN PEG Reset Map GM Size ocument Number Rev Tuesday, ugust, ate: Sheet of

4 .MHz PU PU // MHz iff Pair MH // MHz iff Pair PI Express MHz iff Pair OT MHz iff Pair PI Express x Gfx G hannel R IMM hannel R PI Express/MI MHz iff Pair IMM ISLPRSGLF PI Express/MI MHz iff Pair US/SIO MHz IH MHz REF MHz PI MHz PI Slot TPM MHz TPM IH SPI lock SPI zalia it lock.khz H udio SIO MHz Super I/O ST MHz iff Pair PI Express Mhz iff Pair FOXONN PEG lock istribution GM Size ocument Number Rev Tuesday, ugust, ate: Sheet of

5 .V Super I/O R hannel Vdd (ore)=.v Ivdd(Max)=T(per channel) Vtt (ore).v Ivterm(Max)=m (per channel) R hannel Vdd (ore)=.v Ivdd(Max)=T(per channel) V VUL Icc(Max)= VS Single Phase Switch V to.v Ivdd(Max)=T LO.V to.v Ivterm(Max)=. TX P/S V VR Switching Three Phase Linear.V to.v Proceessor Vccp (PU Vcore) Voltage=.~.V Icc(Max)= -Phases Swithing.V FS Vtt=. roadwater GMH FS_Vtt.V FS Vtt Icc(Max)=..V VSM.V V_SMLK.V Icc(Max)=m.SV Icc(Max)=m(S).SV Icc(Max)=m(S) US. Ports +V UL=(S, S) +V UL=m(S) PS +V UL=m(S, S) +V UL=m(S) FWH.V=m(S, S) V VS VUL Icc(Max)=.(S,S) m(s) Vtt (ore).v Ivterm(Max)=m (per channel).v GMH. V. Switching Vcore (ore Logic).V Icc(Max)=.(Integrated).V (MI&PIe) V_EXP..V V_L. PI Express X slot () +V=..VS Icc(Max)=.(wake) Icc(Max)=.(no wake) V H odec Vcc V Icc(Max)=m Vcc.V Icc(Max)=m LO V to V VS Linear.V to.v V_PV_IH Linear.V to.v V_PV_IH. RT attery V_STY to.s..v V_ m.v V_.m IH.V VMI m.v V_PU_IO m.v (ore) V_..V (US &ST) V_..V (PIe)V_..V VGLN_ m RT=u.V VccL_ m.v VccSUS_ m.v VccLN (/) m.v VccSUSH m.v V_ m V +.V= PI Express X Per slot () +V=..VS Icc(Max)=.(wake) Icc(Max)=.(no wake) +.V= PI Per Slot (X) -V Icc(Max)=. V Icc(Max)=.V Icc(Max)=. V Icc(Max)=..VS Icc(Max)=.(wake) Icc(Max)=.(no wake) -V.V.V VccGLN_ m.v VccH m Nineveh GbE Lan.V STY IO LE.n.V NLOG.m.V Internal. to. VR core.m JT K Vdd (ore).v Ivdd(Max)=m Power elivery Map FOXONN PEG GM Size ocument Number Rev ate: Tuesday, ugust, Sheet of

6 S->S +V_SYS S->S +V_SYS +V_UL +V_SYS +V_SYS +V_UL +V_UL +V_SYS +V_SYS +V_UL +V_STR +V_STR VTT_R VTT_R VTT_VR VTT_VR Vcc Vcc ms to ms Vcc_PWRG VRM_OUTEN Vcc_PWRG VRM_OUTEN PS_ONJ VIPWRG VIPWRG PS_ONJ S->S +V_SYS S->S +V_SYS +V_SYS +V_UL +V_UL +V_SYS +V_SYS +V_STR +V_UL +V_STR +V_UL +V_STR +V_SYS +V_STR VTT_R VTT_R VTT_VR VTT_VR Vcc Vcc Vcc_PWRG VRM_OUTEN ms to ms Vcc_PWRG VRM_OUTEN VIPWRG PS_ONJ PS_ONJ VIPWRG FOXONN PEG Power Sequence GM Size ocument Number Rev Tuesday, ugust, ate: Sheet of

7 V_SYS V_SYS F V_LK F P V_LK_ST_M P X_OPPER hange to Ohm RES or not.uf.v, XR, +/-% nf V, XR, +/-% V_LK nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% V_SYS X_OPPER.uF.V, XR, +/-% nf V, XR, +/-% nf V, YV, +%/-% V_LK V_LK T V_LK_M nf V, XR, +/-% F P V_LK_REF_ X_OPPER.uF.V, XR, +/-% nf V, YV, +%/-% nf V, XR, +/-% R.K V_LK K_M_PI K_M_PI K_M_SIO K_M_SIO K_M_TPM K_M_TPM K_M_IH K_M_IH K_M_PI K_M_PI K_M_IH K_M_IH K_M_SIO K_M_SIO R R.K Reserved U.K RLTH Mhz_F_x dummy V_LK V_LK_ST_M M_ V VMhz_ST V_LK_ST_M RN V_LK GSEL/.Mhz VST_ST ST_M_P_IH K_ST_M_P_IH VPI STLKT_LR ST_M_N_IH K_ST_M_N_IH R.K STLK_LR O PILK REF_x/FSL R K_M_IH IS_FSSEL IS_FSSEL Freerun/PILK_x FSL/PILK_x X,, IH_SYS_RSTJ SELRSET/RESET#/PILK X V_LK_REF_ R Ohm +/-% R.K PILK VREF_ST SM_T_MIN,,,,,, R Ohm +/-% V_LK_M ST P O SM_LK_MIN,,,,,, IS_FSSEL SLK P R Ohm +/-% V X_OPPER FSL/US_MHz M_P_PU =MHz K_M_P_PU.K PUT_LR X_OPPER SEL_#/_Mhz M_N_PU =MHz K_M_N_PU R VRMPWRG PU_LR V_LK M_P_GMH Vtt_PwrGd/WOL_STOP# VPU M_P_GMH K_M_P_GMH K_M_P_GMH M_N_GMH OTT_LR/PIeT_LR PUT_LR M_N_GMH K_M_N_GMH OT_LR/PIe_LR PU_LR K_M_N_GMH V_LK VI/O K_PE_M_P_LN PIeT_LR K_PE_M_N_LN V_LK_REF_ PIe_LR V_ST K_PE_M_P_PORT PIeT_LR PIeT_LR K_PE_M_N_PORT PIe_LR PIe_LR PE_M_P_GMH K_PE_M_P_GMH PE_M_P_PORT PIeT_LR PE_M_N_GMH K_PE_M_P_PORT K_PE_M_N_GMH PE_M_N_PORT PIeT_LR PIe_LR K_PE_M_N_PORT PIe_LR PL_REFSSLKIN_P PIeT_LR PIeT_LR PL_REFSSLKIN_N PIe_LR PIe_LR PE_M_P_IH K_PE_M_P_IH V_LK PIeT_LR PE_M_N_IH VPIEX PIe_LR K_PE_M_N_IH RTMT- X pf XTL-.MHz pf RTMT--V-GRT V_LK FS_VTT R.K RN FSSEL FSSEL FSSEL FSSEL, FSSEL, FSSEL, VRMPWRG VRMPWRG, RN K_M_PI K_M_PI K_M_SIO IS_FSSEL IS_FSSEL IS_FSSEL.K Ohm FSSEL FSSEL FSSEL K_M_IH K_M_SIO K_M_IH K_M_IH K_M_TPM V, NPO, pf V, NPO, pf pf pf V, NPO, pf pf V, NPO, V, NPO, V, NPO, V, NPO, V, NPO, pf pf SEL TLE FS_ FS_ FS_ FS Frequency MHz() MHz() MHz() MHz() MHz() MHz() LOKGEN FOXONN PEG GM Size ocument Number Rev Tuesday, ugust, ate: Sheet of

8 V_SYS V_SYS V_SYS V_S -V_SYS V_SYS PS_ONJ V_S R.K.uF V, YV, +%/-% -V_SYS V_SYS V_SYS PWR +.V +.V -V +.V PSON +V +V RSV PWRK +V +V_UX +V +V_ +V +V_ +.V Header_x V_SYS V_SYS V_SYS V_S V_SYS R.K PWRG_TX.uF V, YV, +%/-% V, YV, +%/-%.uf V, YV, +%/-%.uf PWRG_TX, V, YV, +%/-%.uf V, YV, +%/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf place at power connecter V_SYS V_S V_SYS V_S H_LEJ,, IH_SYS_RSTJ R +-% H_LEJ pf pf V, NPO, V, NPO, R K Front Panel Switch/LE H_LE+ Power H_LE- Power LE(Green) Power button Reset button Power N Key FP X Header_X_K R R.K +-% PTNJ_SIO PTNJ_SIO pf pf V_SYS R K E Q MMT--F R K +/-% hange to % or not PWR_LE V, YV, +%/-% V_SYS V_SYS V_SYS V_SYS V, YV, +%/-% V_SYS.uF.uF V, YV, +%/-%.uf V, XR, +/-% V, YV, +%/-% nf V, YV, +%/-%.uf V_SYS V_SYS V_MH.uF V, YV, +%/-%.uf V, XR, +/-% V, YV, +%/-%.uf.uf V_SYS R.K V_SYS RN Ohm SPEKER HEER SPEKER UZ + UZZER - SPKR SIO_EEP Q T R.K E V, XR, +/-% Q MMT--F.uF FOXONN PEG Power/MIS onnectors GM Size ocument Number Rev ustom ate: Tuesday, ugust, Sheet of

9 VP V_SYS V_VRM, V_SYS V_SENSE _SENSE VP V_SYS lose to PL Fsw= khz OP ~ PR Ohm PR Ohm VTT_OUT_RIGHT P PR PR KOhm P +/-%.uf V, YV, +%/-% PR +/-% P PR Ohm +/-% PR P nf V, XR, +/-% P P.uF.uF V, XR, +/-% V, XR, +/-% P uf +/-% P.uF V, XR, +/-% ch VRMPWRG VR_RY VRM_EN VI EN VI VI VI VI VI VI VI VI VI VI VI VI VI VI VI VI VI VI VI VI VI VI PR PSI_N_IN VI P_PSI_N PSI PR PR P IFFOUT P.K.nF OMP +/-% pf +/-% OMP V, XR, +/-% V, XR, +/-% PR K +/-% P pf V, NPO, VF PR VF PR.K KOhm PR KOhm +/-% ROOP +/-% +/-% PR +/-% PRT T.K PR P pf rh K V, NPO, +/-% PR +/-% PR K +/-% PR K +/-%.uf V, XR, +/-% U VF SSUM nf V, XR, +/-% VSP VSN PR. ILIM V_VRM ROS V VMON P_ VP PR V_VP P uf +/-% ch ST TG SWN G SN SP TG SWN G ST TG SWN G SN PR S ST TG SWN G SN PR S ST TG SWN G SN PR S G >us FILTER IMON PR NPTMNRG Ohm +/-% PR K +/-% OTTOM P ONNET TO Through PR K +/-% P VIs change to ohm SN SP ST TG SWN G ST SN SP G RVON SN SP P THTG P uf +/-% ch PR. rh P nf +/-% ch PR. rh PR. rh PR.K +/-% P nf +/-% ch PR.K +/-% P nf +/-% ch PR.K +/-% PR P PR P P PR P PR THTG P THTG KOhm +/-% nf +/-% ch KOhm +/-% nf +/-% ch KOhm +/-% nf +/-% ch V_VP V_VP R. R KOhm +/-% R. R KOhm +/-% R. R KOhm +/-% G G G G G G V_VIN S S V_VIN S S V_VIN S S.uF V, YV, +%/-% Q OL Q G OL.uF V, YV, +%/-% Q OL Q G OL Q G OL S OL.nF ch V, XR, +/-% lose to L/S MOS Q.uF Q V, YV, +%/-% OL S S Q R. rh PR. rh OL P.nF ch V, XR, +/-% Q OL S VORE OUTPUT ML P S lose to L/S MOS PR. rh P.nF ch V, XR, +/-% S nh@khz L PP nh@khz L PP PP lose to L/S MOS SN SN nh@khz L SN PP PP PP VP V_SYS V_VRM PWR L hoke uh Input L circuit V_VIN PR VF KOhm PR.KOhm +/-% +/-% P pf V, NPO, PQ MMT--F OMP PR K P nf +/-% P.uF V, YV, +%/-% +/-% PR KOhm +/-% E Header_X E uf.uf E uf.uf E uf.uf nf E uf V, XR,+/-%.uF +/-% +/-% +/-% +/-% VP, HPURSTJ V_SYS Q V_SYS IO V R R.uF K K V, YV, +%/-% OI E E MMT--F R.KOhm+/-% Q Q VGTR MMT--F uf V, YV, +%/-% R E Q Q R MMT--F MMT--F E P_PSI_N P_PSI_N PSI_N_IN V_SYS K K HPURSTJ E E uf E uf E uf uf +/-% +/-% +/-% +/-% E E uf E uf uf +/-% +/-% +/-% T uf T uf V,+/-% V,+/-% uf.v,xr,+/-% uf +/-% uf +/-% uf.v,xr,+/-% uf +/-% uf.v,xr,+/-% uf +/-% uf.v,xr,+/-% uf +/-% uf +/-% uf.v,xr,+/-% uf +/-% uf uf.v,xr,+/-% uf.v,xr,+/-% uf.v,xr,+/-%.v,xr,+/-% uf.v,xr,+/-% uf +/-% FOXONN PEG VR.-NP GM Size ocument Number Rev ustom Tuesday, ugust, ate: Sheet of

10 V_SYS V_PHSE V_SYS uf V, XR, +/-% close to Q rain Rocset OMP/OSET R F Ohm +/-% V PWKE-TRL OOT UGTE PHSE LGTE VOUT=.V(+R / R) R,R must less than k R Ohm +/-% E uf V, +/-% Need to change to RUYON MZMEFX. Pull F trace out after out uf V, YV, +%/-% V_MH V_MH R R.K +/-% U S S V_PHSE Q OL.uF E E uf uf V, YV, +%/-% +/-% +/-% uf V, YV, +%/-% +/-% V FOR HIP V_S V_SYS V_STR mils an change to or not S V_ORE mils FS_VTT V_MH V_ORE V_SYS U + - LMRG L R LS-F.uF V, XR, +/-% uh@khz R. R G K Near MOSFET G R K.uF V, XR, +/-% Q OL L R..nF V, XR, +/-%.uf.v, YV, +%/-%.uf.v, YV, +%/-%.uh@khz uf V, YV, +%/-% nf V, XR, +/-% R.KOhm V_REF R.KOhm +/-%.uf V, YV, +%/-% + -.uf V, XR, +/-% U G LMRG R K Q PLG E uf +/-%.uf V, YV, +%/-% Q T V_SYS Reserved V_S V_S R K VREF V_ORE Q R N Q MMT--F uf V, YV, +%/-% E V_S V_STR V_SYS mils R KOhm U + G LMRG - R KOhm uf +/-% V, YV, +%/-% R K S Q PLG an change to or not E uf +/-% FS_VTT. mils uf V, YV,.uF +%/-% V, YV, +%/-% R.KOhm R.KOhm.uF +/-% V, YV, +%/-% V_SYS V_SYS V_STR mils + - Q U G PLG LMRG R K S an change to or not E uf +/-% V_SYS mils uf V, YV, +%/-% FS_VTT FS_VTT FS_VTT.uF V, YV, +%/-%.uf V, YV, +%/-% V V FS FOXONN PEG GM Size ocument Number Rev Tuesday, ugust, ate: Sheet of

11 R_VTT SLP_SJ V_S R K V_S V_SYS NW S S G G Q T V_Switch R V_PHSE.uF T V, XR, +/-% uf V, XR, +/-% R.KOhm +/-% U Q Rocset OOT R. R G OL OMP/OSET UGTE K V_PHSE F PHSE LGTE PWKE-TRL R.Ohm Q +/-% G OL on't in IS Near MOSFET R K VOUT=.V(+R / R) R,R must less than k R V Ohm +/-% V_UL L uh@khz S S close to Q rain.uf V, XR, +/-% L.uH@KHz R..uF.nF V, XR, +/-% E uf.v, +/-% Pull F trace out after out V, YV, +%/-% E uf +/-% uf V, YV, +%/-%.V Voltage.V Power requires maximum current V_STR E uf E E uf uf +/-% +/-% +/-% V_STR U VIN VNTL VNTL VNTL R KOhm VNTL +/-% VOUT REFEN RT R KOhm +/-%.uf V, YV, +%/-% V_SYS VTT_R V, YV, +%/-%.uf E uf +/-% Need to heck hange to R R Ohm.KOhm R Ohm +/-% nf V, XR, +/-% V_GPIO V_GPIO V_STR V_S E uf +/-% Q Vin Vout J Z-JTRE VJ V_UL R +/-% R +/-% V_S E uf +/-% Max. output current = series failure issue Vout=Vref(+R/R)+IadjR R is Up Resistor. Iadj=u Vref=.V NRI NRI V_S Ring IH_RIJ_PU IH_RIJ_PU RN IH_RIJ_PU NW LS-F S S K Ohm G G Q PWOKJ NW PWRG_TX S S, PWRG_TX G G Q V_S PWOK- PWOKJ RN PWOK- V_SYS PWOK+ PWOK+ G V_S L H G S PWOK+ V_SYS S PH Q E uf +/-% Q OLV_UL uf V, YV, +%/-% PWOK+ K Ohm V_UL FOXONN PEG STR V V_UL V_UL GM Size ocument Number Rev Tuesday, ugust, ate: Sheet of

12 HJ[..] HJ[..] HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HIJ HSTNJ HSTPJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HIJ HSTNJ HSTPJ HIJ HIJ G F F E E F F E G F G F G G G E OF U # # G # # E # # E # # G # # G # # F # # F # # E # # E # # F # # E # # F # # G # # E # # # # G I# I# STN# STN# G STP# STP# G # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # # I# I# STN# STN# STP# STP# Socket-IntelPrescottPU HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HIJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HIJ HJ[..] HIJ HSTNJ HSTPJ HIJ HSTNJ HSTPJ HJ[..] HREQJ[..] HJ[..] HJ[..] HSTJ PEI HJ HJ HJ HJ mils width, mils spacing HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HSTJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HREQJ HREQJ HREQJ HREQJ HREQJ L P M L M R T U T U U V V W N P K J M K J R G W Y Y F F G G G H H J J E U # S# # NR# # HIT# # RSP# H # PRI# G # SY# # RY# # HITM# E # IERR# # INIT# P # LOK# # TRY# E # INIT# # EFER# G RSV ERY# F RSV MERR# REQ# REQ# P# U REQ# P# U REQ# REQ# R# F ST# TESTHI G PREQ# TESTHI G TESTHI H # # P# J # P# H # P# H # P# J # # GTLREF H # GTLREF H # S_GTLREF E # # # RESET# G # # RS# # RS# F # RS# # # # RSV RSV ST# Socket-IntelPrescottPU OF TP_RSPJ HIERRJ TP_INITJ HGTLREF TP_MERRJ TP_PJ TP_PJ HRJ TESTHI_ TESTHI_ TESTHI_ TP_PJ TP_PJ TP_PJ TP_PJ HGTLREF HGTLREF HPURSTJ, HRSJ HRSJ HRSJ HSJ HNRJ HITJ TP HPRIJ HSYJ HRYJ HITMJ INITJ HLOKJ HTRYJ TP HEFERJ TP TP TP HRJ TP TP TP TP TP THERM/THERM. width= mils, spacing= mils.. route the lines in parallel SMIJ MJ FERRJ INTR NMI IGNNEJ STPLKJ VI VI VI VI VI VI VI VI K_M_P_PU K_M_N_PU HV H HVPLL TP THERM THERM V_SENSE _SENSE HV H V_PLL HVPLL VI VI VI VI VI VI VI VI VI_SELET OF U P SMI# TESTHI K M# TESTHI R FERR#/PE# TESTHI K LINT TESTHI L LINT TESTHI N IGNNE# TESTHI M STPLK# TESTHI TESTHI V TESTHI TESTHI RSV FOREPH VIOPLL RSV TESTHI M VI RSV L VI PWRGOO M VI PROHOT# L VI THERMTRIP# K VI L VI M F OMP M F OMP N F OMP F LK OMP G LK OMP OMP E SKTO# RSV RSV L THERM RSV K THERM RSV RSV N VSENSE RSV N SENSE RSV N V_M_REG RSV N _M_REG RSV hanged pin name F from RSV MSI RSV MSI OOTSELET LL_I LL_I F TESTHI_ W TESTHI_ P PSLP# W TESTHI_ F G G G FS_VTT G F TESTHI K FOREPHJ R G Ohm L PU_SLPJ H N PU_PWRG L PROHOTJ M THERMTRIPJ HOMP FS_VTT T HOMP G HOMP R HOMP R J HOMP. T PRSTP# +/-% N E H_TEST G HGTLREF E F J V MS_I W MS_I Y PU_OOT V TP_PU_V TP TP_PU_ TP R Ohm Socket-IntelPrescottPU VTT_OUT_RIGHT R HTK VTT_OUT_LEFT Place at PU end of route R HRJ Place at PU end of route RN TESTHI_ TESTHI_ TESTHI_ H_TEST RN TESTHI_ TESTHI_ R. +/-% HOMP mils width mils spacing to low speed signals mils spacing to high speed signals max. mils R. +/-% R. +/-% HOMP HOMP mils width mils spacing to low speed signals mils spacing to high speed signals max. mils VTT_OUT_RIGHT FS_VTT VTT_OUT_RIGHT VTT_OUT_RIGHT R Ohm R Ohm R Ohm R +/-% R +/-% RN RN VI VI VI VI VI VI VI VI PSLP# TESTHI_ TESTHI FOREPHJ PROHOTJ VTT_OUT_RIGHT Place PM termination near PU RN HPMJ HPMJ HTI HTMS RN HPMJ HPMJ HPMJ HPMJ VTT_OUT_LEFT R Ohm TP_PU_G TP_PU_G reserve for Kentsfield PU support V_ORE uf V, YV, +%/-% #REFE OPPER V_PLL placed near pin, within mils nf V, XR, +/-% R HTO In esign Guide is N HTK HTI HTO HTMS HTRSTJ HPMJ HPMJ HPMJ HPMJ HPMJ HPMJ IH_SYS_RSTJ,, IH_SYS_RSTJ FSSEL, FSSEL FSSEL, FSSEL FSSEL, FSSEL VTT_OUT_RIGHT VTT_OUT_LEFT.uF.uF R HTRSTJ U OF E TK VTT TI VTT F TO VTT TMS VTT G TRST# VTT VTT VTT J PM# VTT J PM# VTT PM# VTT G PM# VTT F PM# VTT G PM# VTT VTT R# VTT VTT K ITPLKOUT VTT J ITPLKOUT VTT VTT G SEL VTT H SEL VTT G SEL VTT VTT VTT VTTPWRG VTT_OUT VTT_OUT VTT_SEL V, YV, +%/-% V, YV, +%/-% Socket-IntelPrescottPU M J F FS_VTT VTT_PWRG VTT_OUT_RIGHT VTT_OUT_LEFT VTT_OUT_RIGHT VTT_OUT_LEFT R. +/-% R. +/-% MS_I MS_I R Ohm HOMP HOMP R Ohm MSI: N = Mainstream / Value, W FM Vss = Performance FM MSI: Vss = Performance, Mainstream/Value, W FM R R HPURSTJ Place at PU end of route R Ohm +/-% V, YV, +%/-% uf HIERRJ VI_SELET PROHOTJ R Stuff to enable Thermal event IH_THRM_UP, meet the.vtt value before VTT_OUT_RIGHT IOS GPIO setting. This is a Intel spec. R GPIO: efault low. Ohm +/-% GPIO: efault input O.VTT R Ohm HGTLREF +/-% R Ohm +/-% pf V, NPO, R Ohm +/-% GTL_GPIO GTL_GPIO R.KOhm +/-% VTT_OUT_RIGHT R. +/-% R R uf Ohm V, YV, +%/-% +/-% R +/-%.uf.v, YV, +%/-% O.VTT Ohm HGTLREF +/-% pf V, NPO, VTT_OUT_RIGHT VTT_OUT_RIGHT V_S R K VTT_PWRG R R.K K #REFE +/-% +/-% Q VRM_EN VRM_EN N KOhm OPPER.uF Q.V, YV, +%/-% MMT--F E FOXONN PEG GTLREF voltage should be.vtt mils width, mils spacing LG- divider should be within." of the GTLREF pin Size ocument Number Rev.nF caps should be placed near PU pin place series resistor as close to divider GM Tuesday, ugust, ate: Sheet of

13 VP UE OF G VP VP K K VP VP H M VP VP T L VP VP M E VP VP M E VP VP E W VP VP Y W VP VP K W VP VP K T VP VP G Y VP VP J L VP VP T VP VP G W VP VP M Y VP VP J N VP VP U VP VP L Y VP VP G VP VP J M VP VP J U VP VP H J VP VP J VP VP G M VP VP J M VP VP J VP VP H VP VP H J VP VP W J VP VP L T VP VP N M VP VP H F VP VP U VP VP T E VP VP R N VP VP K W VP VP N U VP VP G VP VP K VP VP J Y VP VP J N VP VP G N VP VP N N VP VP H N VP VP F Y VP VP L Y VP VP J VP VP J E VP VP J E VP VP G N VP VP K V VP VP F K VP VP E VP VP M M VP VP F E VP VP K VP VP G E VP VP J M VP VP M K VP VP L M VP VP J N VP VP K T VP VP L VP VP N N VP VP H E VP VP L W VP VP J VP VP K M VP VP G N VP VP N VP VP L J VP VP J M VP VP H M VP VP J M VP VP J L VP VP K U VP VP P Y VP VP K J VP VP L VP VP M U VP VP T M VP VP N G VP VP H N VP VP L M VP VP N U VP VP J K VP VP U U VP VP J K VP VP T VP VP K K VP VP N H VP VP G H VP VP N Socket-IntelPrescottPU VP TP VRSEL VP F F H J H H H G L M J J T W J J G L F Y K J M F J G G L W H N N J K F N F M K K N K E L K H F K H E L Y E L L K L L N K K M M L L E H K UF OF VP L VP VP L VP J VP E VP E VP K VP J VP E VP N VP F VP E VP M VP N VP H VP H VP H VP VP VP H VP VP M VP E VP E VP J VP J VP F VP H VP VP H VP K VP E VP H VP H VP E VP H VP E VP M VP H VP J VP J VP F K J F K J F H K M F J F G F L H L L M H H L H E J K K M H H H H H Socket-IntelPrescottPU VTT_OUT_LEFT TP R K R Ohm H H H H H H J M H P V K P P M J W P J W P G G G Y L L L Y L N N N P P E V R V V R V R E N V T V V T L E U R R R R R U R R P V P F E F H E UG Socket-IntelPrescottPU OF J E H E V K L L M E G N N M N F G E F H F F F G F F F N N F F G F N H P E E E T R J M V L F G RSV F RSV Y RSV E RSV E RSV RSV RSV E RSV RSV E TP_PU_E IMPSEL P_PSI_N HOMP HOMP TP HVPLL HV H TP_PU_G PLL Supply Filter FS_VTT VTT_OUT_RIGHT HVIOPLL HV H FS_VTT Notes:. ap. should be within." mils of the V and pins. V route should be parallel and next to route to minimize loop area. VIOPLL route should be parallel and next to route to minimize loop area. Min. mils trace from the filter to the processor pins. The inductors should be close to the cap. can be N for supporting only ore uo, ore Extreme, Wolfdale and Yorkfield family processors (have on-die filter) P_PSI_N uf V, YV, +%/-% R. +/-% HOMP IMPSEL P_PSI_N HOMP mils width mils spacing to low speed signals mils spacing to high speed signals max. mils R. +/-% mils width mils spacing to low speed signals mils spacing to high speed signals max. mils R L L uh R. +/-% Ohm FOXONN PEG LG- GM Size ocument Number Rev ustom ate: Tuesday, ugust, Sheet of

14 HJ[..] HJ[..] HJ[..] U OF HJ L HJ HJ FS FS F L HJ HJ FS FS J HJ HJ FS FS F HJ HJ FS FS H HJ HJ FS FS E L HJ HJ FS FS L HJ HJ FS FS N HJ HJ FS FS N HJ HJ FS FS N HJ HJ FS FS F J HJ HJ FS FS N HJ EXP_RXP HJ FS FS HJ EXP_RXP M EXP_RXN HJ FS FS HJ EXP_RXN R EXP_RXP HJ FS FS HJ EXP_RXP T EXP_RXN HJ FS FS HJ EXP_RXN R EXP_RXP HJ FS FS HJ EXP_RXP R EXP_RXN HJ FS FS E HJ EXP_RXN R EXP_RXP HJ FS FS J HJ EXP_RXP R EXP_RXN HJ FS FS H HJ EXP_RXN U EXP_RXP HJ FS FS F HJ EXP_RXP T EXP_RXN HJ FS FS G HJ EXP_RXN U EXP_RXP HJ FS FS J HJ EXP_RXP U EXP_RXN HJ FS FS L HJ EXP_RXN T EXP_RXP HJ FS FS G HJ EXP_RXP Y EXP_RXN HJ FS FS L HJ EXP_RXN U EXP_RXP HJ FS FS M HJ EXP_RXP EXP_RXN HJ FS FS M HJ EXP_RXN U EXP_RXP HJ FS FS J HJ EXP_RXP Y EXP_RXN HJ FS FS G HJ EXP_RXN Y EXP_RXP HJ FS FS K HJ EXP_RXP Y EXP_RXN HJ FS FS M HJ EXP_RXN EXP_RXP HJ FS FS G HJ EXP_RXP EXP_RXN FS FS J HJ EXP_RXN EXP_RXP FS F HJ EXP_RXP EXP_RXN HREQJ[..] HREQJ FS H HJ EXP_RXN G EXP_RXP HREQJ FS_REQ_ FS L HJ EXP_RXP K EXP_RXN HREQJ FS_REQ_ FS K HJ EXP_RXN J EXP_RXP HREQJ FS_REQ_ FS L HJ EXP_RXP EXP_RXN HREQJ FS_REQ_ FS J HJ EXP_RXN G EXP_RXP FS_REQ_ FS M HJ EXP_RXP EXP_RXN FS H HJ EXP_RXN EXP_RXP HSTJ J FS_ST_ FS F HJ EXP_RXP EXP_RXN HSTJ T FS_ST_ FS F HJ EXP_RXN FS G HJ MI_RXP HSTPJ FS_STP_ FS H HJ MI_RXP MI_RXN HSTNJ HIJ FS_STN_ FS L HJ MI_RXN MI_RXP HIJ FS_INV_ FS J HJ MI_RXP MI_RXN HSTPJ K FS_STP_ FS N HJ MI_RXN MI_RXP HSTNJ J HIJ FS_STN_ FS HJ MI_RXP MI_RXN HIJ F FS_INV_ FS HJ MI_RXN MI_RXP HSTPJ J FS_STP_ FS F HJ MI_RXP MI_RXN HSTNJ K HIJ FS_STN_ FS HJ MI_RXN HIJ F FS_INV_ FS HJ HSTPJ FS_STP_ FS HJ HSTNJ HIJ FS_STN_ FS HJ HIJ FS_INV_ FS K_PE_M_P_GMH HJ FS K_PE_M_N_GMH HJ HSJ J FS_S FS F HJ HTRYJ L FS_TRY FS HJ, SVO_TRLT HRYJ J FS_RY FS HJ, SVO_TRLLK HEFERJ G FS_EFER FS HJ TP_MH_ HITMJ K FS_HITM FS TP HJ TP_MH_ HITJ H FS_HIT FS E TP HJ HLOKJ H FS_LOK FS HRJ L FS_REQ HNRJ J FS_NR HSWING HPRIJ H FS_PRI FS_SWING HROMP HSYJ H FS_SY FS_ROMP HRSJ G FS_RS_ MH_GTLREF HRSJ L FS_RS_ FS_VREF HRSJ G FS_RS_ FS_VREF, HPURSTJ FS_PURST K_M_P_GMH TP_MH_N HPL_LKINP P TP N RSV_ HPL_LKINN P K_M_N_GMH FS F G H G J J L L N N N N R R R R U U U U R P E E E E F F E J G U PEG_RXP_ PEG_RXN_ PEG_RXP_ PEG_RXN_ PEG_RXP_ PEG_RXN_ PEG_RXP_ PEG_RXN_ PEG_RXP_ PEG_RXN_ PEG_RXP_ PEG_RXN_ PEG_RXP_ PEG_RXN_ PEG_RXP_ PEG_RXN_ PEG_RXP_ PEG_RXN_ PEG_RXP_ PEG_RXN_ PEG_RXP_ PEG_RXN_ PEG_RXP_ PEG_RXN_ PEG_RXP_ PEG_RXN_ PEG_RXP_ PEG_RXN_ PEG_RXP_ PEG_RXN_ PEG_RXP_ PEG_RXN_ MI_RXP_ MI_RXN_ MI_RXP_ MI_RXN_ MI_RXP_ MI_RXN_ MI_RXP_ MI_RXN_ EXP_LKP EXP_LKN SVO_TRLT SVO_TRLLK RSV_ RSV_ Eaglelake-Q PIE MI OF PEG_TXP_ PEG_TXN_ PEG_TXP_ PEG_TXN_ PEG_TXP_ PEG_TXN_ PEG_TXP_ PEG_TXN_ PEG_TXP_ PEG_TXN_ PEG_TXP_ PEG_TXN_ PEG_TXP_ PEG_TXN_ PEG_TXP_ PEG_TXN_ PEG_TXP_ PEG_TXN_ PEG_TXP_ PEG_TXN_ PEG_TXP_ PEG_TXN_ PEG_TXP_ PEG_TXN_ PEG_TXP_ PEG_TXN_ PEG_TXP_ PEG_TXN_ PEG_TXP_ PEG_TXN_ PEG_TXP_ PEG_TXN_ MI_TXP_ MI_TXN_ MI_TXP_ MI_TXN_ MI_TXP_ MI_TXN_ MI_TXP_ MI_TXN_ EXP_ROMPO EXP_OMPI EXP_IOMPO EXP_RIS H G J K K L P M T R U V W V Y E E F F G Y Y Y G TLS confidentiality enable: = Enable TLS = isable TLS Note: For platforms that do not support Intel MT,no action is needed. update: Ref spec update. EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN MI_TXP MI_TXN MI_TXP MI_TXN MI_TXP MI_TXN MI_TXP MI_TXN GMH_EXP_OMP GMH_EXP_RIS oncurrent SVO and PI Express: = Only SVO or PI Express is operational. = oth SVO and PI Express are operating EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN MI_TXP MI_TXN MI_TXP MI_TXN MI_TXP MI_TXN MI_TXP MI_TXN V_MH R. +/-% R +/-% TP TP H_FSSEL H_FSSEL H_FSSEL TP_XORTEST EXP_SLR EXP_SM TP_MH_M Enable TP TLS TLS TP_MH_G TP R K TP_MH_J TP TP_MH_J TP TP_MH_F TP R K L_VREF_MH L_RST PWRG_V TP_MH_L F G P M N K F G H L M J G J M J J F Y Y N W N R N N N R R U U R R T T E E L L PI Express Static Lane Reversal: = GMH PI Express lane numbers are reversed (TX) = Normal operation (TX) UE SEL SEL SEL LLZTEST XORTEST RSV_ EXP_SLR RSV_ EXP_SM ITPM_ENLE RSV_ EN SNTEST RSV_ RSV_ RSV_ RSV_ ULX_ENLE L_T L_LK L_VREF L_RST L_PWROK JTG_TI JTG_TO JTG_TK JTG_TMS RSV_ RSV_ RSV_ RSV_ RSV_ RSV_ RSV_ RSV_ RSV_ RSV_ RSV_ RSV_ RSV_ RSV_ RSV_ Eaglelake-Q VG MIS OF RT_HSYN RT_VSYN RT_RE RT_GREEN RT_LUE RT_IRTN RT T RT LK _IREF PL_REFLKINP PL_REFLKINN PL_REFSSLKINP PL_REFSSLKINN RSTIN PWROK IH_SYN H_LK H_RST H_SI H_SO H_SYN P_TRLLK P_TRLT SLP PRSTP N N N N N N N N N N N N N N N F L M E G G N R K U V U V U J F P P N E E K N W W R U HSYN_P VSYN_P K_M_P_GMH K_M_N_GMH PL_REFSSLKIN_P PL_REFSSLKIN_N PWRG_V IH_SYNJ R R P_TRLLK P_TRLT FS_VTT +/-% Ohm Ohm +/-% K_M_P_GMH K_M_N_GMH PL_REFSSLKIN_P PL_REFSSLKIN_N PLTRSTJ,,, PWRG_V, IH_SYNJ HSYN VSYN RE GREEN LUE R R R +/ -% +/ -% +/ -% _T Placed close to _LK GMH within _REFSET mils R. +/-% V_SYS R R.K.K dummy dummy Eaglelake-Q FS_VTT FS_VTT R +/-% R. +/-% HSWING R Ohm.uF +/-% V, YV, +%/-% HSWING voltage should be.fs_vtt mils width, mils spacing max. inches long R. Ohm +/-% R. +/-% MH_GTLREF uf R Ohm pf +/-% V, NPO, V, YV, +%/-% dummy GTLREF voltage should be.vtt =.V mils width, mils spacing divider should be within." of the GTLREF pin pf caps should be placed near MH pin place series resistor as close to divider Resistor and apacitor next to each other,,, FSSEL FSSEL FSSEL RN K H_FSSEL H_FSSEL H_FSSEL placed close to GMH within mils mils width mils spacing to static signals mils spacing to toppling signals R.KOhm _REFSET +/-% TP_MH_L R K TP_MH_J TP_MH_J V_SYS HROMP R. +/-% mils width, mils spacing max. mils on mils in breakout, max mils V_MH R K +/-%,,, PLTRSTJ.V PLTRSTJ R.KOhm +/-% L_RST GMH_EXP_EN_HR V_SYS R K EXP_SM R +/-% L_VREF_MH.uF V, YV, +%/-% R.KOhm +/-% heck G. user=ohm????? min. mils width mils spacing mils min. for max. of mils in breakout FOXONN PEG Eaglelake -GMH - GM Size ocument Number Rev Tuesday, ugust, ate: Sheet of

15 U OF U OF M_M_[..] M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_WE_J M_S_J M_RS_J M_S_ M_S_ M_S_ M_S_[..] M_SS_J M_SS_J M_SKE_[..] M_SKE_ M_SKE_ M_OT_[..] M_OT_ M_OT_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ Note: For a single IMM per channel implementation, the following second IMM specific system memory signals should be tested pointed. K/K[:] - R lock Pairs K/K[ and ] - hannel R lock Pairs K/K[ and ] - hannel R lock Pairs S[:] KE[:] OT[:] Y W M W U V V Y U R U M Y R M R L Y W Y U V U T T R W Y R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R WE R S R RS R S_ R S_ R S_ R S_ R S_ R S_ R S_ R KE_ R KE_ R KE_ R KE_ R OT_ R OT_ R OT_ R OT_ R K_ R K_ R K_ R K_ R K_ R K_ R K_ R K_ R K_ R K_ R K_ R K_ R QS_ R QS_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R QS_ R QS_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R QS_ R QS_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R QS_ R QS_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R QS_ R QS_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R QS_ R QS_ R M_ E Y E Y E R T V W Y V Y U T R U H H K L K G G L K H G E E M_QS_ M_QS_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_QS_ M_QS_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_QS_ M_QS_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_QS_ M_QS_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_QS_ M_QS_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_QS_ M_QS_J M_QM_ M_QS_[..] M_QS_J[..] M_QM_[..] M_T_[..] M_QS_[..] M_QS_J[..] M_QM_[..] M_T_[..] M_QS_[..] M_QS_J[..] M_QM_[..] M_T_[..] M_QS_[..] M_QS_J[..] M_QM_[..] M_T_[..] M_QS_[..] M_QS_J[..] M_QM_[..] M_T_[..] M_QS_[..] M_QS_J[..] M_QM_[..] M_T_[..] M_M_[..] M_S_[..] M_SKE_[..] M_OT_[..] M_WE_J M_S_J M_RS_J M_SS_J M_SS_J K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_S_ M_S_ M_S_ M_SKE_ M_SKE_ M_OT_ M_OT_ R_RM_PWROK E Y E Y W V W W Y T U P P W V R T V R N N J K R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R M_ R WE R S R RS R S_ R S_ R S_ R S_ R S_ R S_ R S_ R KE_ R KE_ R KE_ R KE_ R OT_ R OT_ R OT_ R OT_ R K_ R K_ R K_ R K_ R K_ R K_ R K_ R K_ R K_ R K_ R K_ R K_ R S R M R WE R OT R RM_PWROK R_RMRST RSV_ RSV_ RSV_ RSV_ R QS_ R QS_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R QS_ R QS_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R QS_ R QS_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R QS_ R QS_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R QS_ R QS_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R QS_ R QS_ R M_ W W Y V W U U U W Y T U R Y P W T U W P U R R U Y V R V P W T N U T V T V U V W R P R R R U R U N N V W U U K L L M_QS_ M_QS_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_QS_ M_QS_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_QS_ M_QS_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_QS_ M_QS_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_QS_ M_QS_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_QS_ M_QS_J M_QM_ M_QS_[..] M_QS_J[..] M_QM_[..] M_T_[..] M_QS_[..] M_QS_J[..] M_QM_[..] M_T_[..] M_QS_[..] M_QS_J[..] M_QM_[..] M_T_[..] M_QS_[..] M_QS_J[..] M_QM_[..] M_T_[..] M_QS_[..] M_QS_J[..] M_QM_[..] M_T_[..] M_QS_[..] M_QS_J[..] M_QM_[..] M_T_[..] R_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R QS_ R QS_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R QS_ R QS_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ F F F F Y Y W W Y Y T T T V U R P V V R R M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_QS_ M_QS_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_QS_ M_QS_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_QS_[..] M_QS_J[..] M_QM_[..] M_T_[..] M_QS_[..] M_QS_J[..] M_QM_[..] M_T_[..] MH_R_VREF MH_R_RP MH_R_RPU MH_R_SP MH_R_SPU Y R_VREF R_RP R_RPU R_SP R_SPU R_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R QS_ R QS_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R QS_ R QS_ R M_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ R Q_ L L K J N N K L F F J J J F E K J F E E E M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_QS_ M_QS_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_QS_ M_QS_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_QS_[..] M_QS_J[..] M_QM_[..] M_T_[..] M_QS_[..] M_QS_J[..] M_QM_[..] M_T_[..] Eaglelake-Q Eaglelake-Q V_STR RII ompensation Group Signals R K +/-% R. +/-% MH_R_RP R K +/-% MH_R_VREF.uF V, YV, +%/-% V_STR.uF V, YV, +%/-% R. +/-% MH_R_RPU width mils, spacing mils mils width/spacing minimum for max. of mils in GMH break-out area Placed close to GMH pin R Ohm MH_R_SP +/-% V_STR.uF V, YV, +%/-% R. +/-% MH_R_SPU FOXONN PEG Eaglelake -GMH - GM Size ocument Number Rev Tuesday, ugust, ate: Sheet of

16 V_MH V_PIEXPRESS V_ORE V_ORE V_SYS V_MH For layout, change it from V_MH_L to V_MH. V_MH L.uH +/-% #REFE For layout, change it from V_MH_L to V_MH. OPPER V_MH L L L F Ohm L #REFE F Ohm OPPER F Ohm #REFE OPPER nh +/-% L L uh +/-% #REFE OPPER L L uh +/-% #REFE OPPER VQ_RT is very sensitive to low frequency noise (noise below MHz). R uf V, YV, +%/-% R uf V, YV, +%/-% R uf uf V, YV, +%/-% V, YV, +%/-% R #REFE R OPPER #REFE VQ_RT V_HPLL V_EXP V_ (m)(mvpp)minvout V_HPLL >.V.uF.V, YV, +%/-% (m)(mvpp)minvout V_MPLL >.V OPPER R R #REFE OPPER R R #REFE OPPER V_MPLL (m)minvout VQ_RT..V (m)minvout V_EXP.V (m)minvout V_.V.uF V, YV, +%/-% uf V, YV, +%/-% V_MH V_SYS Near E Pin (m)(mvpp)minvout VPLL_EXP.V /VPLL_EXP #REFE OPPER V_GPLL uf.uf V, YV, +%/-% V, YV, +%/-% V_MH V_GPLL V_HPLL V_GPLL V_HPLL V_MPLL V_PLL V_PLL V_H V_ V_EXP VQ_RT (m)(mvpp)minvout V_GPLL VPLL_EXP.V /VPLL_EXP uf.uf V, YV, +%/-% V, YV, +%/-%.uf V, YV, +%/-%.uf.v, XR, +/-% E E F J K L M M M M M M M M M M Y Y P P Y E F G G J J K K K K U E R UG V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ VPLL_EXP V_HPLL VPLL_EXP V_HPLL V_MPLL V_PLL V_PLL V_ V_H V V V_EXP VQ_RT Eaglelake-Q V_H POWER If HMI is not supported,v_h should be shorted to OF V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_L_ V_R_ V_R_ V_R_ V_R_ V_R_ V_R_ V_R_ V_R_ V_R_ V_R_ V_R_ V_R_ V_R_ V_R_ V_R_ V_KR_ V_KR_ V_KR_ V_KR_ VML_R VVRM_EXP V_MH K K K K K K K K K L L L L L L L L L L L L L L L L L L L L L L L L L M M M J K J J Place these parts close to Y V_KR ballout in MH backside Y W V_STR V_STR P T V L Y.uH L uh +/-% (m)minvout K V_SMLK.V V_KR E.uF E E #REFE E V, YV, +%/-% OPPER K K K L L M M G VML_R.uF.V, YV, +%/-% L nh #REFE VVRM_EXP OPPER refer to EL update summary K INT VRM ISLE: VVRM_EXP --->.V INT VRM ENLE: VVRM_EXP --->.V for better PIe Gen performance??? uf.v,xr,+/-% V_MH V_MH UF V_MH V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ V_ E V_ E V_ E V_ E V_ E V_ E V_ E V_ E V_ F V_ F V_ F V_ F V_ F V_ F V_ F V_ F V_ F V_ F V_ F V_ F V_ G V_ G V_ G V_ G V_ G V_ G V_ G V_ J V_ J V_ J V_ J V_ J V_ J V_ R V_ R V_ R V_ R V_ T V_ T V_ T V_ T V_ T V_ T V_ U V_ U V_ U V_ U V_ U V_ U V_ U V_ U V_ W V_ W V_ W V_ W V_ W V_ W V_ Y V_ Y V_ Y V_ Y V_ T V_ T V_ V_ F V_ F V_ H V_ L V_ P V_ V V_ POWER OF V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ V_EXP_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ VTT_FS_ E E F F G J J J J J J J J J K K K K K K K K U U W Y Y J J K K K E F F G G H H J J K K L L M M N N N P P P P R R R R R FS_VTT uf V, YV, +%/-% V_MH Place in V_MH_L plane (less than mils from the package) FS_VTT Place in FS_VTT plane as close to the GMH as possible (less than mils from the package) V_STR.uF.V, YV, +%/-% m #REFE OPPER #REFE OPPER #REFE OPPER uf V, YV, +%/-%.uf uf.uf V, YV, +%/-% uf V, YV, +%/-%.uf.uf.v, YV, +%/-%.V, YV, +%/-% uf uf.uf.v, YV, +%/-%.V, YV, +%/-%.V, YV, +%/-%.uf onnect ground sides of caps with traces to balls (less than mils from the package) V, YV, +%/-% V, YV, +%/-% uf.v, YV, +%/-% V, YV, +%/-% L L uh +/-% #REFE OPPER uf.v,xr,+/-% V_PLL.uF V, YV, +%/-% (m)(mvpp)minvout V_PLL/>.V Eaglelake-Q L L uh +/-% #REFE OPPER uf.v,xr,+/-% V_PLL.uF V, YV, +%/-% V_MH uf uf uf V_MH uf uf uf uf uf uf uf K K K K K K K K K K K K V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% Place these caps close to V_MH plane in MH backside FOXONN PEG Eaglelake -GMH - GM Size ocument Number Rev Tuesday, ugust, ate: Sheet of

17 Size ocument Number Rev ate: Sheet of FOXONN PEG GM Tuesday, ugust, Eaglelake -GMH - Size ocument Number Rev ate: Sheet of FOXONN PEG GM Tuesday, ugust, Eaglelake -GMH - Size ocument Number Rev ate: Sheet of FOXONN PEG GM Tuesday, ugust, Eaglelake -GMH - OF UJ Eaglelake-Q OF UJ Eaglelake-Q _ E _ E _ F _ F _ E _ OF UH OF UH E _ E _ E _ E _ E _ E _ E _ E _ E _ E _ E _ E _ E _ F _ F _ F _ F _ F _ F _ F _ F _ F _ G _ G _ G _ G _ G _ G _ G _ H _ H _ H _ J _ J _ J _ J _ J _ J _ K _ K _ K _ L _ L _ L _ N _ N _ N _ N _ N _ N _ N _ N _ N _ P _ P _ P _ P _ P _ P _ P _ R _ R _ R _ R _ R _ R _ R _ R _ R _ R _ R _ R _ T _ T _ T _ T _ T _ T _ T _ T _ U _ U _ U _ U _ U _ U _ U _ U _ V _ V _ V _ V _ V _ V _ V _ V _ V _ V _ V _ V _ W _ W _ W _ W _ W _ W _ W _ W _ Y _ Y _ Y _ Y _ Y _ Y _ Y _ F _ J _ J FOXONN U_ Heatsink FOXONN U_ Heatsink OF UI OF UI _ E _ E _ E _ E _ E _ E _ E _ E E _ E _ E _ E _ F _ F _ F _ F _ F _ F _ G _ G _ G _ G _ G _ G _ G _ H _ H _ H _ H _ H _ H _ H _ H _ H _ H _ H _ H _ H _ H _ H _ J _ J _ J _ J _ J _ J _ K _ K _ K _ K _ K _ K _ K _ K _ L _ L _ L _ U _ U _ U _ U _ U _ U _ U _ U _ U _ U _ U _ W _ W _ W _ L _ L _ L _ L _ L _ L _ L _ M _ M _ M _ M _ N _ N _ N _ N _ N _ N _ N _ N _ N _ N _ P _ P _ P _ P _ P _ R _ R _ R _ R _ R _ R _ R _ R _ R _ R _ R _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ T _ U _ W _ W _ W _ W _ W _ W _ W _ W _ Y _ Y _ Y _ Y _ Y _ Y _ Y _ Y _ Y _ Y _ Y _ Y _ Y _ Y _ Y _ Y

18 IMM,,,,,,,,,,,, V_STR R K +/-% SMVREF_ R K +/-%.uf V, YV, +%/-% V_STR hannel IMM.V high-frequency decoupling caps. place as close to IMM power pins as possible SP_PWR SMVREF_ SM_LK_MIN SM_T_MIN SP_PWR S S S M_S_[..] M_S_ M_S_ M_SKE_[..] M_SKE_ M_SKE_ M_SS_J M_SS_J K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ M_M_[..] M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_S_[..] M_S_ M_S_J M_RS_J M_WE_J VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ V V V V V V V V V V V R R VSP VREF SL S S S S KE KE S# S# K#/RFU K/RFU K#/RFU K/RFU K# K /P / S# RS# WE# R II N_ N/TEST N_ OT OT <> <> <> <> <> <> <> <> QS<> QS#<> QS<> QS#<> QS<> QS#<> QS<> QS#<> QS<> QS#<> QS<> QS#<> QS<> QS#<> QS<> QS#<> QS<> QS#<> M/QS N/QS# M/QS N/QS# M/QS N/QS# M/QS N/QS# M/QS N/QS# M/QS N/QS# M/QS N/QS# M/QS N/QS# M/QS N/QS# Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> M_OT_ M_OT_ M_QS_ M_QS_J M_QS_ M_QS_J M_QS_ M_QS_J M_QS_ M_QS_J M_QS_ M_QS_J M_QS_ M_QS_J M_QS_ M_QS_J M_QS_ M_QS_J M_QM_ M_QM_ M_QM_ M_QM_ M_QM_ M_QM_ M_QM_ M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_OT_[..] M_QS_J[..] M_QS_[..] M_QM_[..] M_T_[..] M_SKE_ M_SKE_ M_SS_J M_OT_ M_SS_J M_OT_ Ohm R Ohm R RN M_M_ R M_M_ R RN M_RS_J M_WE_J M_S_J RN M_S_ M_M_ M_M_ M_M_ RN M_M_ M_M_ M_M_ M_M_ RN M_M_ M_M_ M_M_ M_M_ RN M_M_ M_S_ M_M_ M_S_ V_STR Place around IMM PIN V, YV, +%/-% P,uF,+%/-%,YV,V,G,SM uf V, YV, +%/-% P,uF,+%/-%,YV,V,G,SM uf V, YV, +%/-% P,uF,+%/-%,YV,V,G,SM uf V, YV, +%/-% P,uF,+%/-%,YV,V,G,SM VTT_R Ohm VTT_R uf V, YV, +%/-% P,uF,+%/-%,YV,V,G,SM V, YV, +%/-% P,uF,+%/-%,YV,V,G,SM V_STR.uF V, YV, +%/-%.uf V, YV, +%/-%.uf V, YV, +%/-% uf uf V, YV, +%/-% P,uF,+%/-%,YV,V,G,SM uf V, YV, +%/-% P,uF,+%/-%,YV,V,G,SM uf V_STR VTT_R VTT_R V, YV, +%/-% Reserved.uF V, YV, +%/-%.uf Reserved V, YV, +%/-% V, YV, +%/-%.uf V, YV, +%/-% V, YV, +%/-%.uf V, YV, +%/-%.uf Reserved R hannel V, YV, +%/-%.uf.uf Reserved VTT_R FOXONN PEG GM Size ocument Number Rev Tuesday, ugust, ate: Sheet of.uf.uf.v, XR, +/-%

19 ,,,,,,,,,,,, Place between h IMM II and h IMM Place between GMH and IMM hannel IMM II.V high-frequency decoupling caps. place as close to IMM power pins as possible hannel IMM.V high-frequency decoupling caps. place as close to IMM power pins as possible M_S_[..] M_S_[..] SM_LK_MIN SM_T_MIN M_SKE_[..] K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ M_M_[..] SMVREF_ M_SS_J M_SS_J M_S_ M_S_J M_RS_J M_WE_J SP_PWR S S S M_S_ M_S_ V_SYS V_STR R M_SS_J M_SS_J M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_SKE_ M_SKE_ IMM VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ V V V V V V V V V V V R R VSP VREF SL S S S S KE KE S# S# K#/RFU K/RFU K#/RFU K/RFU K# K /P / S# RS# WE# R II N_ N/TEST N_ OT OT <> <> <> <> <> <> <> <> QS<> QS#<> QS<> QS#<> QS<> QS#<> QS<> QS#<> QS<> QS#<> QS<> QS#<> QS<> QS#<> QS<> QS#<> QS<> QS#<> M/QS N/QS# M/QS N/QS# M/QS N/QS# M/QS N/QS# M/QS N/QS# M/QS N/QS# M/QS N/QS# M/QS N/QS# M/QS N/QS# Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> M_OT_[..] M_OT_ M_OT_ M_QS_J[..] M_QS_ M_QS_J M_QS_ M_QS_J M_QS_ M_QS_J M_QS_ M_QS_J M_QS_ M_QS_J M_QS_ M_QS_J M_QS_ M_QS_J M_QS_ M_QS_J M_QS_[..] M_QM_ M_QM_ M_QM_ M_QM_ M_QM_ M_QM_ M_QM_ M_QM_ M_QM_[..] M_T_[..] M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ V_STR R K +/-% SMVREF_ R K +/-%.uf V, YV, +%/-% close to IMM pin Width mils minimum, Spacing mils minimum. M_S_J R M_WE_J R M_RS_J R M_M_ M_M_ M_S_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_S_ M_M_ M_S_ M_SKE_ M_SKE_ M_SS_J M_SS_J M_OT_ M_OT_ R R RN RN RN RN Ohm R Ohm R Ohm R Ohm R Ohm R Ohm R VTT_R V_STR VTT_R V, YV, +%/-% P,uF,+%/-%,YV,V,G,SM V, YV, +%/-% P,uF,+%/-%,YV,V,G,SM uf V, YV, +%/-% P,uF,+%/-%,YV,V,G,SM uf Need to heck hange to V_STR V, YV, +%/-% P,uF,+%/-%,YV,V,G,SM uf V, YV, +%/-% P,uF,+%/-%,YV,V,G,SM uf VTT_R V_STR V, YV, +%/-% V, YV, +%/-%.uf V, YV, +%/-%.uf V, YV, +%/-%.uf V, YV, +%/-%.uf.uf R hannel V, YV, +%/-%.uf V, YV, +%/-% P,uF,+%/-%,YV,V,G,SM uf V, YV, +%/-% P,uF,+%/-%,YV,V,G,SM uf FOXONN PEG GM V, YV, +%/-% P,uF,+%/-%,YV,V,G,SM uf Size ocument Number Rev Tuesday, ugust, ate: Sheet of V, YV, +%/-% V, YV, +%/-%.uf.uf uf V, YV, +%/-%.uf

20 V_S V_SYS V_SYS PI-E_X V_SYS V_SYS PEG_PIN PEG_PIN,,,,,, SM_LK_MIN,,,,,, SM_T_MIN WKEJ, WKEJ V V RSV SMLK SMT.V JTG.VUX WKE# PRSNT# V V JTG JTG JTG JTG.V.V PWRG PLTRSTJ PLTRSTJ,,, EXP_TXP_GFX EXP_TXN_GFX.uF V, XR, +/-%.uf V, XR, +/-% EXP_TXP_GFX_ EXP_TXN_GFX_ #REFE SVO_TRLLK_PIE, SVO_TRLLK OPPER KEY RSV HSOP HSON PRSNT_# REFLK+ REFLK- HSIP HSIN K_PE_M_P_PORT K_PE_M_N_PORT EXP_RXP EXP_RXN K_PE_M_P_PORT K_PE_M_N_PORT EXP_RXP EXP_RXN, SVO_TRLT EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN GMH_EXP_EN_HR EXP_TXP_GFX EXP_TXN_GFX EXP_TXP_GFX EXP_TXN_GFX EXP_TXP_GFX EXP_TXN_GFX EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN.uF V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-% #REFE OPPER #REFE OPPER.uF V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-% EXP_TXP_GFX_ EXP_TXN_GFX_ EXP_TXP_GFX_ EXP_TXN_GFX_ EXP_TXP_GFX_ EXP_TXN_GFX_ SVO_TRLT_PIE EXP_PRSNT_ EXP_TXP_ EXP_TXN_ EXP_TXP_ EXP_TXN_ EXP_TXP_ EXP_TXN_ EXP_TXP_ EXP_TXN_ HSOP HSON HSOP HSON HSOP HSON RSV PRSNT_# HSOP HSON HSOP HSON HSOP HSON HSOP HSON PRSNT_# RSV HSIP HSIN HSIP HSIN HSIP HSIN RSV RSV HSIP HSIN HSIP HSIN HSIP HSIN HSIP HSIN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP_SW EXP_RXN_SW EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN V_SYS uf.uf.uf.uf.uf.uf.uf V, V, YV, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, YV, +%/-% V, EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN U V V V V V V V TX_+ TX_- IN_+ IN_- IN_+ IN_- IN_+ IN_- IN_+ IN_- TX_+ TX_- TX_+ TX_- TX_+ TX_- _+ _- _+ _- _+ _- _+ _- EXP_TXN_GFX EXP_TXP_GFX EXP_TXN_GFX EXP_TXP_GFX EXP_TXN_GFX EXP_TXP_GFX EXP_TXN_GFX EXP_TXP_GFX EXP_TXN_VI EXP_TXP_VI EXP_TXN_VI EXP_TXP_VI EXP_TXN_VI EXP_TXP_VI EXP_TXN_VI EXP_TXP_VI EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN.uF V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-% V_SYS EXP_TXP_ EXP_TXN_ EXP_TXP_ EXP_TXN_ EXP_TXP_ EXP_TXN_ EXP_TXP_ EXP_TXN_ EXP_TXP_ EXP_TXN_ EXP_TXP_ EXP_TXN_ EXP_TXP_ EXP_TXN_ EXP_TXP_ EXP_TXN_ HSOP HSON HSOP HSON HSOP HSON HSOP HSON HSOP HSON HSOP HSON HSOP HSON HSOP HSON PRSNT_# RSV hange to another part. V_SYS E uf V, +/-%.uf V, YV, +%/-% E uf +/-% Slot-PIE-X RSV HSIP HSIN HSIP HSIN HSIP HSIN HSIP HSIN HSIP HSIN HSIP HSIN HSIP HSIN HSIP HSIN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN V_S.uF V, YV, +%/-% EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_RXP EXP_RXN R @NOVI PEG_PIN EXP_TXN_GFX EXP_TXP_GFX EXP_TXN_GFX EXP_TXP_GFX EXP_TXN_GFX EXP_TXP_GFX EXP_TXN_GFX EXP_TXP_GFX EXP_RXP_SW EXP_RXN_SW EXP_RXP EXP_RXN LE# HP_SW_VI RX_+ RX_- OUT+ OUT- X+ X- SEL LE# RX_+ RX_- UX+ UX- _P EXP_RXP_SW EXP_RXN_SW HP_SW_VI SEL= IN+/ >TX +/- X+/ >RX+/- SEL= IN+/ >+/- X+/ >HP V_MH R K HP N E Q MMT--F R K R K HP_SW FOXONN PEG PI Express x Gfx Slot GM Size ocument Number Rev Tuesday, ugust, ate: Sheet of

21 V_SYS V_SYS V_VI V_SYS V_SYS RE RE L nh@mhz L nh F Fuse..uF V, YV, +%/-%.uf V, YV, +%/-% Q VPT R +/ -%.pf V, NPO, +/-.pf pf V, NPO, pf V, NPO, L F Ohm RG routing. from GMH to the first ohm resistor:. mils(min. mils spacing ). from the first ohm res. to the second ohm resistor: mils. from the second ohm resistor to connector: mils. spacing minimum mils, mils spacing is recommended. R,G, should be length matched to mils, max. length is mils. R,G, signals should be ground referenced V_SYS V_SYS EMI cap. for RG layer change V_SYS GREEN LUE TMS_HP_VI GREEN LUE TMS_HP_VI R +/ -% R +/ -% L nh@mhz.pf V, NPO, +/-.pf pf V, NPO, pf V, NPO, L nh@mhz L nh.pf V, NPO, +/-.pf pf V, NPO, pf V, NPO, L nh L_RE L_GREEN L_LUE V LK V T V, YV, +%/-%.uf VG VG SL VSYN N HSYN S I I G R ONN_-SU RN.K Q VPT LUE The Ohm resistors near VG connector and minimizing length to filter. The filters to VG connector maximum distance mils. V_SYS V_SYS VSYN_S _LK _LK NW S S G G Q V_SYS HSYN_S _T _T R Ohm +/-% V LK Q VPT V_SYS R Ohm +/-% V T VSYN VSYN VSYN_S Q VPT pf V, NPO,, Near by the connector HSYN HSYN HSYN_S pf V, NPO, VG FOXONN PEG GM Size ocument Number Rev Tuesday, ugust, ate: Sheet of

22 GPIO[:,:,,:]: default as inputs and should be pulled up to Vcc_ if unused. GPIO[:,:]: default as inputs and should be pulled up to VccSus_ if unused. double check unused GPIO pins MI_TXN MI_TXN MI_TXP MI_TXP MI_RXN MI_RXN MI_RXP MI_RXP MI_TXN MI_TXN MI_TXP MI_TXP MI_RXN MI_RXN MI_RXP MI_RXP MI_TXN MI_TXN MI_TXP MI_TXP MI_RXN MI_RXN MI_RXP MI_RXP MI_TXN MI_TXN MI_TXP MI_TXP MI_RXN MI_RXN MI_RXP MI_RXP HSI_N_SLOT HSI_P_SLOT HSO_N_SLOT HSO_P_SLOT HSI_N_LN HSI_P_LN HSO_N_LN HSO_P_LN MI compensation mils width, mils spacing Place the resistor within mils of IH Only G place IH.uF V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-% V_PE_IH R. +/-% MI_TXN_IH V MI_TXP_IH V MI_RXN_IH U MI_RXP_IH U MI_TXN_IH Y MI_TXP_IH Y MI_RXN_IH W MI_RXP_IH W MI_TXN_IH MI_TXP_IH MI_RXN_IH MI_RXP_IH MI_TXN_IH MI_TXP_IH MI_RXN_IH MI_RXP_IH F F HSO_N E HSO_P E H H HSO_N G HSO_P G K K J J M M L L P P N N T T R R MI_OMP_IH K_PE_M_N_IH K_PE_M_N_IH E K_PE_M_P_IH K_PE_M_P_IH E MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP PERN_ PERP_ PETN_ PETP_ PERN_ PERP_ PETN_ PETP_ PERN_ PERP_ PETN_ PETP_ PERN_ PERP_ PETN_ PETP_ PERN_ PERP_ PETN_ PETP_ PERN_ PERP_ PETN_ PETP_ MI PI-EXPRESS MI_ZOMP MI_IROMP MI_LKN MI_LKP UF IH US USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP O O O O O O/GPIO O/GPIO O/GPIO USRIS USRIS LK of? F USPN F USPP G USPN G USPP H USPN H USPP J USPN J USPP K USPN K USPP L USPN L USPP M USPN M USPP N USPN N USPP E USRIS_IH K_M_IH USN USP USN USP USN USP USN USP USN USP USN USP USN USP USN USP US_OJ_FRONT US_OJ_K R. +/-% K_M_IH USRIS connection mils width, length no longer than mils Trace tied together close to pins. L_[..] IH_LK L_RQJ L_FRMEJ IH_LK IH_RSTJ IH_SIN IH_SOUT IH_SYN K_M_IH pf V, NPO,,,,,,,,,,,,, TP L_ L_ L_ L_ RTRSTJ SM_LK_MIN SM_T_MIN IH_SPI_MOSI IH_SPI_MISO IH_SPI_SJ IH_SPI_LK SPI_R R R R R R KIH_LN_RSTJ IH_RTX IH_RTX RTRSTJ SM_LERT_PU SMLERT_IH SMLINK SMLINK Y U R T T T T R W W Y Y V U U V T U V V P P P R P LRQ/GPIO L L L L LRQ LFRME Z_LK Z_RST Z_SI_ Z_SI_ Z_SI_ Z_SOUT Z_SYN LK EE_S EE_IN EE_OUT EE_SHLK LN_LK LN_RSTSYN LN_RST LN_RX LN_RX LN_RX LN_TX LN_TX LN_TX RTX RTX RTRST LP UIO RT SMLERT/GPIO SMLK SMT LINKLERT SMLINK SMLINK SPI_MOSI SPI_MISO SPI_S SPI_LK SPI_R EPROM LN SPI SM U IH GPIO/M_USY GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO/PRSLPVR GPIO/STPPI GPIO/STPPU GPIO GPIO EL_RSV/GPIO EL_STTE/GPIO EL_STTE/GPIO GPIO/LKRUN GPIO/Z_OK_EN GPIO/Z_OK_RST GPIO GPIO GPIO PUPWRG_GPIO MIS THRM VRMPWRG MH_SYN PWRTN RI SUS_STT SUSLK SYS_RST PLTRST WKE INTRUER PWROK RSMRST INTVRMEN SPKR SLP_S SLP_S SLP_S TP/TLOW TP/PRSTP TP/PSLP of TP IH_GPIO IH_GPIO IH_GPIO E L_PMEJ E IH_GPIO IH_GPIO F LN_PMEJ E IH_GPIO R IH_GPIO E IOS_WPJ Need to hecked F R R K IH_GPIO E G U IH_GPIO E IH_GPIO G F IH_THRM_UP IH_VRMPWRG_UP H IH_RIJ_PU LPPJ PLTRSTJ F WKEJ Y INTRUERJ Y N_RSMRSTJ W INTVRMEN SPKR F IH_TLOW_PU F TP H TP F TP_IH_F TP L_PMEJ PET V_GPIO LN_PMEJ GTL_GPIO V_GPIO GTL_GPIO oard_i oard_i Need to hecked PU_PWRG IH_THRM_UP, IH_SYNJ PWRTNJ IH_RIJ_PU LPPJ VRT IH_SYS_RSTJ,, PLTRSTJ,,, WKEJ, R K PWRG_V, SPKR check pull-up resistor SLP_SJ SLP_SJ? V_S, VRMPWRG R IH_VRMPWRG_UP IH_GPIO IH_VRMPWRG_UP IH_THRM_UP IH_GPIO IH_GPIO IH_GPIO RN K Ohm R K R K U_ V_SYS V_S LPPJ RN SMLERT_IH SMLINK SMLINK K Ohm V_S SM_LERT_PU RN L_PMEJ IH_TLOW_PU LN_PMEJ K Ohm V_S R WKEJ K Use V_SYS or not Steven Sun Update.. INTRUERJ R M R KOhm uf +/-% V, YV, +%/-% VRT SPI_SOKET_ S V O HOL WP LK RSMRSTJ RSMRSTJ V_S R K E R.K R R.K Q MMT Q V LS-F N_RSMRSTJ R K IH_RTX INTRUERJ INTR Header_X V_S close to IH IO WXVIZ IH_RTX R Heatsink M RN K Ohm V_S Need to pply pf X XTL-.kHz pf ssume apastor L value is. X_ rystal Retainer This clip is for IH.Khz rystal clip. IH_SPI_LK IH_SPI_MOSI R R close to IH within mils V_S IH_SPI_HOLJ SPI_LK SPI_MOSI V, YV, +%/-%.uf SPI_SOKET V S SPI_MISO HOL O LK WP IO Socket SPI Population Options R IH_SPI_SJ IH_SPI_MISO IOS_WPJ R K IH - FOXONN PEG GM Size ocument Number Rev Tuesday, ugust, ate: Sheet of

23 LITHIUM TT PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_KJ PIE_REQ PIE_IORJ PIE_IOWJ PIE_RY PIE_ PIE_ PIE_ PIE_SJ PIE_SJ IRQ E G F E F F H H F K E REQ F IOR H IOW G IORY H E F E S S H IEIRQ Reserved IE U IH ST HOST of STRXN F STRXP E STTXN G STTXP H RSV/STRXN E RSV/STRXP RSV/STTXN G RSV/STTXP H STRXN F STRXP E STTXN G STTXP H RSV/STRXN RSV/STRXP E RSV/STTXN G RSV/STTXP H STLKN F STLKP E STRISN H STRISP G STLE F GPIO/STGP F GPIO/STGP H GPIO/STGP H GPIO/STGP E? GTE E M H PUSLP G IGNNE G INIT_V G INIT F INTR F FERR G NMI H RIN G SERIRQ H SMI F STPLK H THERMTRIP F ST_RXN ST_RXP ST_TXN ST_TXP ST_RXN ST_RXP ST_TXN ST_TXP ST_RXN ST_RXP ST_TXN ST_TXP ST_RXN ST_RXP ST_TXN ST_TXP K_ST_M_N_IH K_ST_M_P_IH STRIS_IH ST_LE R GTE MJ TP IGNNEJ INITJ INTR FERRJ FERRJ NMI KRSTJ SERIRQ SMIJ STPLKJ THERMTRIPJ THERMTRIPJ K_ST_M_N_IH K_ST_M_P_IH R +/-% K V_SYS ST_TXP ST_TXN ST_RXN ST_RXP ST_TXP ST_TXN ST_RXN ST_RXP ST_TXP ST_TXN ST_RXN ST_RXP ST_TXP ST_TXN ST_RXN ST_RXP nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% ST_TXP_ ST_TXN_ ST_RXN_ ST_RXP_ ST_TXP_ ST_TXN_ ST_RXN_ ST_RXP_ STRIS connection mils width, length no longer than mils Trace tied together close to pins. nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% ST_TXP_ ST_TXN_ ST_RXN_ ST_RXP_ ST_TXP_ ST_TXN_ ST_RXN_ ST_RXP_ ST_ ONN-ST ST_ ONN-ST ST_ ONN-ST ST_ V_SYS R.K R.K PIE P_IERSTJ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ X PIE_REQ PIE_IOWJ able detection PIE_IORJ high: -conductor cable(t ) PIE_RY low: -conductor cable(t /) PIE_KJ IRQ PIE_ PIE_ PIE_ PET PIE_SJ PIE_SJ PIE_LE Header_X_K R K IE data lines should be matched to strobes(iorj, RY)within nf V,XR,+/-% mils, strobes should H be matched to their complement within +/- mils? ONN-ST IE_RSTJ R placed near IE connector P_IERSTJ pf V_S V_SYS VRT FS_VTT R R THERMTRIPJ FERRJ VT R K SW R K +/-% Q T uf V, XR, +/-% width mils R K +/-% RTRST PIE_LE R K R K H_LEJ Place at IH end of route uf V, YV, +%/-% - + T attery Holder uf V, YV, +%/-% ST_LE T T_ R RTRSTJ RTRSTJ RTRST LR_MOS Header_X lear MOS LR_MOS lear Normal MOS (-) (-) efault LR_MOS:- Jumper_P_lu attery For battery cell. FOXONN PEG IH - GM Size ocument Number Rev Tuesday, ugust, ate: Sheet of

915A01 Schematic Page Index

915A01 Schematic Page Index Foxconn Precision o. Inc. chematic Page Index Fab. ate: //. Index Page. Topology. Rest Map. lock istribution. Power elivery Map. Power equence. K locken. VR. (, P). VR. (). R POWER. Power.V/.V..V_MH. L

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

Model Name: 8I945GMF. Revision 1.0

Model Name: 8I945GMF. Revision 1.0 Model Name: IGMF SHEET TITLE Revision.0 SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11 Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &

More information

BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2

BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2 TITL over She_ lock iagram General Spec. hange Lise omponent Size Processor North ridge South ridge lock Synthesizer) Sdram imms PI-x Slot Pci Slot PI-x Slot I onnectors TX Power & ypass P OM, PS, US,

More information

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL SHEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: IGME TITLE Revision.0 SHEET TITLE OVER SHEET LOK IGRM OM & P MOIFY HISTORY 0 P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

XO2 DPHY RX Resistor Networks

XO2 DPHY RX Resistor Networks PHY_0_P_RX PHY_0_N_RX [] [] R R LP_0_P_RX HS_0_P_RX HS_0_N_RX LP_0_N_RX PHY_LK0_P_RX PHY_LK0_N_RX PHY_LK_P_RX PHY_LK_N_RX [] [] [] [] R R6 R8 R0 LP_LK0_P_RX HS_LK0_P_RX HS_LK0_N_RX LP_LK0_N_RX LP_LK_P_RX

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1 SI_x_NLG_H_[:] P P SI_x_SPI_MISO SI_x_SPI_MOSI SI_x_SPI_LK SI_x_SPI_S FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF. POWER_KEY POWER_OFF US_IN WKEUP H_ET HG_STTUS PLYKEY +VRT VT VUS +VRT LI_.V LI_.V VUS VT VTT VTT VTT +V +V +V +V VTT V +V T uf uf R k R k uf uf R k R k VIN VOUT U XPM U XPM Vbat ON ON ON ON KW ON/OFF KW

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3. Title Page lock iagram MU & rduino Headers OSM & Power Supply On-board Peripherials Revisions Rev escription ate -Jun- V.0 -Feb- pproved Microcontroller Product Group 0 William annon rive West ustin, T

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested

More information

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information.

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information. PGE PGE X00 & X00 hip H/W onfiguration Pins MHz rystal RJ- onnector o H ebugger onnector I onfiguration EEPROM (T0) Power and y-pass apacitors Serial us Schematic: I : I EEPROM SPI : T EEPROM (optional)

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160 Service Service Service W-V0 0-0 Product Service Group udio Service Information lready published Service Informations: ORRTION TO SRVI MNUL elow are corrections to the circuit diagram parts list: OMI OR

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

MT9V128(SOC356) 63IBGA HB DEMO3 Card

MT9V128(SOC356) 63IBGA HB DEMO3 Card MT9V(SO) IG H MO ard Page escription Page lock iagram Pinout Sensor Power Supply VideoOut_lock_Reset xternal Interface Rev Who ate escription Rev 0.0 jwrede 0/0/0 ase Schematic for ustom esign Rev 0. aralex

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

P50V +IN 4 -VS AD8065AR. Cap Semi SH_CLEAR. C19 Cap Semi 0.1uF R210. Res3 15K, 1% P50V U VS -IN P50V. Vout +IN -VS AD8065AR SUB_TO_ADC

P50V +IN 4 -VS AD8065AR. Cap Semi SH_CLEAR. C19 Cap Semi 0.1uF R210. Res3 15K, 1% P50V U VS -IN P50V. Vout +IN -VS AD8065AR SUB_TO_ADC P0V PV J00 R_R R0 Res 00.uF JP0 Header R0 Res 0k 0 ode T 0.uF P0V R0 U0 Res.0K SH_UF 0R U0 OM V+ SH_MIN NO IN SH_SWITH SH_SWITH IN OM R0 GN NO Res 0 PI_ P0V R0 SH_MIN Res 0 0 pf mca SH_LER SH_LER U0 0R

More information

MUSIC. California Institute of Technology. HEMT Power Supply Precision Voltage Source. D. Miller 8/17/2011 REVISION RECORD LTR DATED: C31 5V_ID 10K

MUSIC. California Institute of Technology. HEMT Power Supply Precision Voltage Source. D. Miller 8/17/2011 REVISION RECORD LTR DATED: C31 5V_ID 10K REVISION REOR EO NO: PPROVE: TE: V_I R 0K.V_REF V 0.uF _SHN V_IN GN GN U GN V_OUT_F V_OUT_S GN LT 0uF R 0k 0uF IN IN VOS_TRIM VOS_TRIM U N OPE OUT.V_REF R 0k 0uF IN IN VOS_TRIM VOS_TRIM U N OPE OUT 9 00pF

More information

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N NOTES: ISION LOK. Unless otherwise stated: Resistors are mw, % tolerance. apacitors are V, % tolerance.... J Port and Net Name scopes for this project are: Port NOT Global (connected via Sheet Symbols)

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

PCnet-FAST+ Am79C PQFP

PCnet-FAST+ Am79C PQFP NOTE: Place bypass caps close to power pins. EEPROM Pnet-FST+ m 0 PFP EEPROM Revision ate rawn omments 0 S Initial Release. NetPHY-LP LT Reference esign 0// S // // RF NetPHY-LP_LT_ Wednesday, ugust, NetPHY-LP

More information

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5. lock iagram I R Select I/SPI Mode Select MLK Source ommunication PG. US to I/SPI IS Signals PG. nalog Inputs PG. IS Interface Line-In / Microphone nalog Outputs PG. Headphone SGTL PG. igital Header P PSI

More information

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3 MU THERMISTOR- MU LI_RX LI_TX LI_RX LI_TX MX_TX MX_RX MX_/RE MX_E MX_TX MX_RX MX_/RE MX_E MX_LI +.V_MU R 0K R 0K R R R R LE_POWER_STGE - Out GN J LE- -V LE Power Stage LE_POWER_STGE - Out GN J LE- -V LE

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2 INPUT V INPUT V PGE PGE OMMUNITIONS OMMUNITIONS PGE INPUT V INPUT V PGE INPUT V INPUT V PGE POWER ISTRIUTION POWER ISTRIUTION PGE INPUT V INPUT V PGE LOK ISTRIUTION LOK ISTRIUTION PGE USF USF.prj 0th ve.

More information

7.5V~~12V DC INPUT 0.925V*(1+26.1/10.2)=3.3V 7.5V~~12V DC ADAPTER 0.925V*(1+44.2/10)=5V VCC_IN VCC_IN 5VD 5VD D5 1N4148 C102 10NF 3.

7.5V~~12V DC INPUT 0.925V*(1+26.1/10.2)=3.3V 7.5V~~12V DC ADAPTER 0.925V*(1+44.2/10)=5V VCC_IN VCC_IN 5VD 5VD D5 1N4148 C102 10NF 3. V_IN N.V~~V INPUT J JK SW R0 OM OM [0R,0] 0 N NO N NO SW,PT,IP SW/PSW0S V_IN + 0uF/V 0.uF 0 0+ + 0nF 00uF R0 00K U EN VIN OMP R.K/% S SW EP 9 SS F + 0 0.UF 0 0NF + RT9 FR9 L 0UH/IP R09.K % R0 0.K %.V +0

More information

H-LCD700 Service Manual

H-LCD700 Service Manual H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug

More information

Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09

Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09 Table of ontents Notes F & PL MRM, S & SFLSH OPTIONL PORT Rev X0 escription onvert into FSL template Revisions X ll parts FL //0 X Replaced U with the correct part //0 X X Replaced some components with

More information

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev.

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev. nrf0-mk V.0 n Open-Source, Micro evelopment Kit for IoT pplications using the nrf0 So Revision History Function escription Page Rev. escription Title Sheet V.0 The First Release Power Supply US.0 Hub PLink

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

University of British Columbia Physics & Astronomy Department Scuba2 Project 6224 Agricultural Road Vancouver BC V6T 1Z1 Canada

University of British Columbia Physics & Astronomy Department Scuba2 Project 6224 Agricultural Road Vancouver BC V6T 1Z1 Canada PSU- ll Sheets PSU_S_0_.Schoc;PSU_S_0_.Schoc;PSU_S_0_.Schoc S-0 ate: //00 Time: :: PM File: MSTERSHEET.SHO Sheet of University of ritish olumbia Physics & stronomy epartment Scuba Project gricultural Road

More information

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia MicroL MicroLon.Sch Timers_nalog Timers_nalog.Sch IO ufferingsch IO uffering.sch Power Supply Power Supply.Sch Mitsubishi ackplane oard ate: THE UNIVERSITY OF NEWSTLE University rive allaghan NSW 0 ustralia

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM MU LE POWER STGE MU MX LI LI_TX LI_RX THERMISTOR- MX_RX MX_TX MX_E MX_/RE EN_ EN_ EN_ EN _ V LE Power Stage LE POWER STGE LE+ LE- LE+ LE- R R 0 J 0 Way 0 LI_TX LI_RX MX_RX MX_TX MX_E MX_/RE V LE Power

More information

PCBA Rev 80.L9581G001 PCBA P/N: PCB P/N: PCB Rev 00.L9581G001. Title Content Size Document Number Rev C. A Date: Tuesday, December 15, 2009 FLD1.

PCBA Rev 80.L9581G001 PCBA P/N: PCB P/N: PCB Rev 00.L9581G001. Title Content Size Document Number Rev C. A Date: Tuesday, December 15, 2009 FLD1. ontent : P0_ontent P0_lock_iagram P0_FPG_I/O_ P0_FPG_I/O_ P0_FPG_Power&Memory P0_External_onnector P0_M_REG P0_I_Level_Shift P0_MU P0_Power pprover Jim esigner enson rawer enson P P/N: P Rev 0.LG00 P P/N:

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0 0 - limentacion 0 - onector Externo 0 - daptacion Puerto Serie 0 - Modem SIM00 TT_VOLTGE VN_ TX TX_U RX_GSM RX_GSM HRGE_STTUS P. RX RX_U TX_GSM TX_GSM ST_ ST_ P. P. P. P. R 0 R 0 TR_U RI_U TR_GSM TR_GSM

More information

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V

More information

U100. cgen_by BYPASS. cgen_cp CLK_FPGA_P (OUT0A) OUT0 CLK_FPGA_N (OUT0B) OUT0 (OUT1A) OUT1 (OUT1B) OUT1 (OUT2A) OUT2 U10 DS90LT012AH (OUT2B) OUT2

U100. cgen_by BYPASS. cgen_cp CLK_FPGA_P (OUT0A) OUT0 CLK_FPGA_N (OUT0B) OUT0 (OUT1A) OUT1 (OUT1B) OUT1 (OUT2A) OUT2 U10 DS90LT012AH (OUT2B) OUT2 9 0 TX nternal Reference loop filter for internal V vco_cp R.0 vco_vtune loop filter for VX vcxo_cp R0 0 vcxo_vtune V_TX: 0 0u VTX Vcc X UT /TU V_TX: R 0 0n p cgen_int_ref p vcxo_clk R 0 refer Ref ode

More information

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0

More information

U1-1 R5F72115D160FPV

U1-1 R5F72115D160FPV pf R NF_ X MHz, pf ON_XTL ON_EXTL R R NF_,,,, R NF_ R NF_ R R,,,, M M M_LK M_LK SEMn TI TMS TK TRSTn K R K R K R K R EXTL XTL M M M_LK M_LK TESTM SEMn TI TMS_WTX TK_WSK TRSTn_WRX U- RFFPV VREF VREFVSS

More information

FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.

FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V. [K-] K- K Evaluation oard Rev.0 GENERL ESRIPTION The K- is an evaluation kit for the K; a digital signal processor (SP) with channels digital data interface. It realizes an easy evaluation of the audio

More information

Renesas Starter Kit for RL78/G13 CPU Board Schematics

Renesas Starter Kit for RL78/G13 CPU Board Schematics Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port

More information

Changed in Rev.3. Title. Revision: Size: A4 Number:

Changed in Rev.3. Title. Revision: Size: A4 Number: ontent:. R Memory. Nand Flash, I, SPI Memory, S card. Ethernet M. Ethernet Phy 0. Ethernet Phy. RS-, ebug RS-, User leds, Relay leds. N0, N, External RT. US, US power switch. L onnector, Expansion onnector,

More information

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31] V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH

More information

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND TP RN V_ORE N_ N TP LKORY_ N_ LKORY S S_ TP RE TP LU EUT_ VP SLK SLK V V_E VIOLET TP VP XTL XTL R LKORY_ RN R TP LKORY_ N_ TP LKORY_ N_ LKORY S S_ RE TP LU EUT_ TP VP SLK V V_E VIOLET TP VP XTL XTL RN

More information

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT LTER YLONE III EP evelopment & Education OR SHEMTI ONTENT PGE TOP MEMORY OVER PGE, TOP SRM,FLSH 0 ~ 0 0 ~ 0 ISPLY VG, LE, SEGMENT 0 ~ 0 IN/OUT LOK, PS, RS, UTTON, SWITH, ONNETOR,S R 0 ~ FPG yclone II EP

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

Note Division P1 P2 P3 P4 P5 P6 P7 P8 P1 P2 P3 P4 P5 P6 P7 P8 NOTEDIV1 NOTEDIV2 KEYBOARD_VOLTAGE VCF_IN LFO_IN FILTER_ENVELOPE. Filter.

Note Division P1 P2 P3 P4 P5 P6 P7 P8 P1 P2 P3 P4 P5 P6 P7 P8 NOTEDIV1 NOTEDIV2 KEYBOARD_VOLTAGE VCF_IN LFO_IN FILTER_ENVELOPE. Filter. Jasper 0 EP Wasp Synthesiser lone Keyboard V_ENV_TRIG keyboard.sch N0 N N N N N Note ecoder N0 N N N Noteecoder.sch P P P P P P P P Note ivision P P P P P P P P NOTEIV GLIE_ GLIE_ Waveform Generators KEYOR_VOLTGE

More information

POWER Size Document Number Rev Date: Friday, December 13, 2002

POWER Size Document Number Rev Date: Friday, December 13, 2002 R0 [ /W 0 0.00uF/00V - D0 KP0M L0 L D0 N 0 00uF/00V 0 0.uF R0 M [ /W R0 M [ /W R0 M [ /W R0 M [ /W 0 0.00uF/KV D0 PS0R 0 0uF R0 00K [ W D0 FR0 R0 0 [ /W O O T0 O,, POWER X'FMR 0, D0 DQ0 R [ /W 0.00uF/00V

More information

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD fb_inj fb_inj JS0 JS JS U JS Vsyn JS V PT/K 0 VSS PT/K GMXF- GMXF PT/K OS- JS OS PT/K OS- OS PT/K Squirt- RST PT/K ccel- PT0 PT/K Idle- JS Warmup- PT PT0/K0 FP- PT VSS 0 PT V TX- PT PT/ 0 JS JS0 RX- PT0/Tx

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

12V SMPS_1_2 SMPS_4/5 SMPS6 VDD_CORE VDD_MPU VDD_DSP 5V0 PS_3V3 VDD_3V3 5V0 .01, C2 5V0_SNS 10.2K,1% 100uF,10V 1.91K PS_3V3 .

12V SMPS_1_2 SMPS_4/5 SMPS6 VDD_CORE VDD_MPU VDD_DSP 5V0 PS_3V3 VDD_3V3 5V0 .01, C2 5V0_SNS 10.2K,1% 100uF,10V 1.91K PS_3V3 . V.7uF,0V.LESR.7uF,0V.LESR 0.uf,V,00 R 69K U- U- U- V TO V U OOT VIN EN SS TPS.nF,0V,00 9 P PH GN 7 OMP 6 VSNS U- U-6 R SKFL-TP V0_OMP L.7uH V0_SNS V0 R 0.K,% R + 00uF,0V V0_TP V0 R.0,06 V SMPS SMPS_/ SMPS6

More information

01 TITLE PAGE 02 MCU 03 DEBUG INTERFACE 05 POWER BRIDGE 06 MOSFET DRIVERS / VI SENSING XSKEAZ128REFDES

01 TITLE PAGE 02 MCU 03 DEBUG INTERFACE 05 POWER BRIDGE 06 MOSFET DRIVERS / VI SENSING XSKEAZ128REFDES Table of ontents 0 TITLE PGE 0 MU 0 EUG INTERFE 0 SUPPLY 0 POWER RIGE 0 MOSFET RIVERS / VI SENSING utomotive Product Group 0 William annon rive West ustin, T 9 esigner:. ZUZEK rawn by:. ZUZEK pproved:

More information

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS +V Host MSP +V R MSP_SS MSP_MOSI MSP_MISO V_HOST MOTOR_T_VSNS_ OMMS_MOSI OMMS_MISO OMMS_SLK OMMS_SS URT TX URT RX V V V V P._T._M_RTLK VRF-_VRF- P._T._TLK_OUT VRF+_VRF+ P._T._TLK_OUT P._T._UST P._T._UST

More information

Carrier Board Design Guide

Carrier Board Design Guide arrier oard esign Guide for OM Express Modules (OM.0 R.0) 0.0-000-00 opyright opyright 0-0 VI Technologies Incorporated. ll rights reserved. No part of this document may be reproduced, transmitted, transcribed,

More information

XBee Wi-Fi Dev Kit Block Diagram Socketed Through-hole Variant PART NO O c Digi International Inc. 6. Disconnect switches

XBee Wi-Fi Dev Kit Block Diagram Socketed Through-hole Variant PART NO O c Digi International Inc. 6. Disconnect switches 0 Xee Wi-i or Xee Z isconnect switches ar raph river ar raph U-to-serial converter U onnector Vibration Motor Power upply Input:.V to V Output:.V PWM-to-frequency converter circuit uzzer (kz) arrel ack

More information

2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM

2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM Table of ontents Notes MS0LGLK Touch Sensors Touch Sensors Power OSM US OM L Revisions Rev escription X First raft X Replaced, M RN with sigle resistors Updated Power section Swapped LE_ER, with ER, to

More information

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13 Table of ontents Title lock iagram KEZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Initial raft Revisions. Remove Motor ontrol onnector J. Remap J, J, J, J pinout. dd one series resister

More information

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds. lock iagram Ethernet PoE Level Translators SPI HNSHKE URT tmega U US ISP MHz User button Leds Wi-Fi Module U GPIO Headers micros US US Host MHz lock iagram Size ocument Number Rev Yun ate: Thursday, January,

More information

NOTE: please place R8 close to J1

NOTE: please place R8 close to J1 Sheets, & /M_RESET PST T T0 +.V_MU R 0K /M_RESET PST T T0 +.V_MU 0.uF NOTE: please place J close to the edge of the P so that the debug cable is clear of the P when attached to the board J 0 0 M Header

More information