915A01 Schematic Page Index

Size: px
Start display at page:

Download "915A01 Schematic Page Index"

Transcription

1 Foxconn Precision o. Inc. chematic Page Index Fab. ate: //. Index Page. Topology. Rest Map. lock istribution. Power elivery Map. Power equence. K locken. VR. (, P). VR. (). R POWER. Power.V/.V..V_MH. L -. L -. rantsdale -MH -. rantsdale -MH -. rantsdale -MH -. R hannel Term.. R hannel IMM,. R hannel Term.. R hannel IMM,. PI Express x fx lot. V onnector. IH-. IH-. IH-. LN RTL. RT/-POWER. LN onnectors.t ontroller/regulator. './zalia odec. FWH. U onnectors. Power onn. / V_/FN. Front Panel / MI onn.. PI Express x lot. PI Express x lot.pi Express x lot]. PI lots.pi lot.pi lot. uper I/O. HW Monitor. Keyboard / Mouse. erial / Parallel. VT_. ON. TPM. VI ontroller. PIO / IRQ / IEL Map. Jumper etting Table. Modify List FOXONN PE Index Page R ize ocument Number Rev ate: Tuesday, May, heet of

2 VR. Phase PWM Prescott, Tejas - L processor ocket T K- lock / F Intel VO ard or PI Express x PI Express x Port R / External raphics ard hannel R IMM IMM MH R / hannel R IMM V onnector rantsale IMM ack Panel U. Port PI Express x Interface PI-E lot Lanes U. Port PI-E lot irect Media Interface (MI) U. Port PI-E lot U. Port U. Port PI Interface utx Form Factor PI lot,, U. Port PI Interface LN RELTEK / Front Panel IH PI Interface VI VT U. Port PI Interface erial T U. Port T onnector il T onnector T IE ONN erial T T onnector T onnector uper I/O ITE ITF LP I/F T onnector T onnector./zalia Header Realtek L/L/L P Keyboard / Mouse Parallel erial Floppy rive onnector Firmware HU Mb or Mb FOXONN PE TPM TP. (HEER) Topology R ize ocument Number Rev ate: Tuesday, May, heet of

3 TX Power PU (Tejas / Prescott) L processor PU_PWR PURT# PWR_P P_ON# Translation ircuitry PWR_V PWROK MH rantsale PURT# PI Express x RTIN# LREET# TPM IH_PWR IH PIRT# PLTRT# _RT# uffer uffer uffer utx Form Factor RT# PI lot LN RT# RT# Front Panel PWROK RT# FWH T IE ONN FR_RT Y_REET# RT# W_ON PWRTN# LP_# RMRT# RIN# KRT uper IO Power on/off circuit RMRT# PIN RT# udio PWRON# POUT# RMRT circuit Reset Map FOXONN PE R ize ocument Number Rev ate: Tuesday, May, heet of

4 .MHz PU PU / MHz iff Pair MH / MHz iff Pair R lots iff LKs PI Express MHz iff Pair OT MHz iff Pair PI Express/MI MHz iff Pair PI Express x fx MH rantsale hannel R IMM IMM hannel R IMM PI Express/MI MHz iff Pair IMM K- U/IO MHz IH MHz REF MHz FWH MHz PI MHz FWH PI lot,, IH ' it lock.mhz PI Express MHz iff Pair PI-E LOT,, LN MHz TPM MHz LN.KHz TPM MHz IO MHz T MHz iff Pair uper I/O LOK istribution FOXONN PE R ize ocument Number Rev ate: Tuesday, May, heet of

5 TX P/ V VR. witching Four Phase Proceessor Vccp (PU Vcore) Voltage=.~.V Icc(Max)= (Tejas FM).V F Vtt-tbd rantsdale MH uper I/O.V Icc(Max)=m.V Icc(Max)=m().V Icc(Max)=m() K Vdd (ore).v Ivdd(Max)=m V.V V -V Linear.V to.v F_Vtt.V F Vtt Icc(Max)=..V R I/O=.(,).V R I/O=m() U Ports +V UL=(, ) +V UL=m() P +V UL=m(, ) +V UL=m() R hannel Vdd (ore).v Ivdd(Max)=(per channel) Vtt (ore).v Ivterm(Max)=m (per channel) R hannel Vdd (ore).v Ivdd(Max)=(per channel) Vtt (ore).v Ivterm(Max)=m (per channel) '. odec Vcc V Icc(Max)=m Vcc.V Icc(Max)=m LO V to V VUL Icc(Max)=.(,) m() ingle Phase witch V to.v Ivdd(Max)=. Ivdd(Max)=m() LO.V to.v Ivterm(Max)=. V_p_core.V witching=.v regulator V_p_ m Vcore (ore Logic).V Icc(Max)=.(Integrated) Icc(Max)=.(iscrete).V PIexpress(X)=.V PIexpress(X)=..V VO=tbd.V MI=..V =..V HV=tbd IH.V V_PU-tbdm.V ore=..v PI Express=m.V MI=m.V T=m.V=m.V Vccus Icc(Max)=m FWH.V=m(, ) PI Express X slot () +V=..V Icc(Max)=.(wake) Icc(Max)=.(no wake) +.V= PI lot -V Icc(Max)=. V Icc(Max)=.V Icc(Max)=. V Icc(Max)=..V Icc(Max)=.(wake) Icc(Max)=.(no wake) -V LO V to. Icc(Max)=. VRef=tbdu Vrefus=tbdu RT=u PI LN (RELTEK /).V/.V_Y P(Max)=W(b), P(Max)=.W(Mb), P(Max)=.W(Mb) PI (VIVT).V_Y Icc(Max)=.(wake) Icc(Max)=.(no wake) RT attery Power derived through filter FOXONN PE Power elivery Map R ize ocument Number Rev Tuesday, May, ate: heet of

6 -> +V_Y -> +V_Y +V_UL +V_Y +V_Y +V_UL +V_UL +V_Y +V_Y +V_UL +V_TR +V_TR VTT_R VTT_R VTT_VR VTT_VR Vcc Vcc ms to ms Vcc_PWR VRM_OUTEN Vcc_PWR VRM_OUTEN P_ONJ VIPWR VIPWR P_ONJ -> +V_Y -> +V_Y +V_Y +V_UL +V_UL +V_Y +V_Y +V_TR +V_UL +V_TR +V_UL +V_TR +V_Y +V_TR VTT_R VTT_R VTT_VR VTT_VR Vcc Vcc Vcc_PWR VRM_OUTEN ms to ms Vcc_PWR VRM_OUTEN VIPWR P_ONJ P_ONJ VIPWR FOXONN PE Power equence R ize ocument Number Rev Tuesday, May, ate: heet of

7 V, YV, +%/-% uf VP V, XR, +/-%.uf V, XR, +/-% V_LK_PI.uF V_Y F F L Ohm this cap. placed close to power pin R K R. V_ Filter V_LK_ PWR_V F-V ONLY POP WHEN V POPE Note :. When V, Pin is F. When V-/-, Pin is F/REF.. When V, Pin is F. When V-/-, Pin is REET output and Pin is F/Mhz.. When V, Pin is F. When V-/-, Pin is TURO input and Pin is F/REF.. Pin of V-/- is either TURO or PI.. When V-, Pin and Pin are R_ and R_#. V, XR, +/-% nf V, YV, +%/-% uf V_ PWR_V_T, V_ R K F-V V_Y V_LK_PI V_.uF V, XR, +/-% this cap. placed close to power pin R V_LK_PI_ this cap. placed close to power pin V_PI Filter V_LK_PI.uF V, XR, +/-%.uf V, XR, +/-% V_Y V_PU/V_R Filter hange decoupling caps from nf to.uf.uf V, XR, +/-% V_LK_PU_R R R K IH_Y_RTJ,,, IH_Y_RTJ NW R.K LK_VTT_PWRJ nf high frequency decoupling caps. placed V, XR, +/-% close to power pins Q R U MMT K_M_PI R K_M_PI R V_LK_PI M_LN K_M_ R V_PI PI_ K_M_LN Q M_FWH M_PI PI_ R MMT K_M_FWH R _PI F K_M_PI R F_/(REF/PI) PI V_LK_PI_ K_M_TPM V_suspend R PI F-V- TRUOJ R PI/Turbo F_/REF K_M_UIO R K_M_IH V_LK_PI _REF R _PI LK_O K_M_il R.K XP_EN V_PI XTL_IN LK_O R M_IO XTL_OUT R PIF_/ITP_EN V_LK_PI K_M_IO K_M_IO M_IH V_REF R PIF K_M_IH M_LK_MIN,, V_LK_ PIF L hange R from OHM to OHM M_T_MIN,, R F-V- V_ M_P_PU K_M_IH K_M_P_PU PU_ R F_/MHZ M_N_PU K_M_N_PU M_OT_P PU_# R R _ V_LK_PU_R K_M_P_MH R M_OT_N OTT_MHz V_PU M_P_MH K_M_N_MH K_M_P_MH R. +/-% LK_VTT_PWRJ PU_ R R OT_MHz M_N_MH R,,,, PWR_V PU_# K_M_N_MH R. +/-% (VTT_Pwrd/P#) R PU LK_IREF R PE_M_P_PORT V_LK_PU_R IREF R +/-% R_# F-V R. +/-% K_PE_M_P_PORT PE_M_N_PORT REET# R VR F-V K_PE_M_N_PORT TRUOJ PE_M_P Turbo R R. +/-% R PE_M_P R R. +/-% K_PE_M_P_PORT K_PE_M_P_PORT R PE_M_N R_ PU ITP/ R_ PE_M_N R. +/-% K_PE_M_N_PORT K_PE_M_N_PORT R PE_M_P_MH R_# PU ITP#/ R_# R V_LK_PU_R K_PE_M_P_MH R PE_M_N_MH R_ V_R PE_M_P R K_PE_M_N_MH R_# R_ K_PE_M_P_PORT PE_M_N K_PE_M_N_PORT T_M_P_IH _N R_# R R PE_M_P_IH K_T_M_P_IH K_PE_M_P_IH T_M_N_IH T R_ R R PE_M_N_IH K_T_M_N_IH K_PE_M_N_IH V_LK_PU_R T# R_# R V_R _R R R R. R R R R. R R R ITV- +/-% +/-% +/-% +/-% +/-% +/-% +/-% +/-% +/-% +/-% R R R X R. LK_O LK_O... +/-% +/-% +/-% +/-% M us ddress :- pf XTL-.MHz pf V, NPO, V, NPO, E E U NZ R F F L Ohm R V, YV, +%/-% uf.uf V, XR, +/-%.uf V, XR, +/-% V, XR, +/-%.uf V, YV, +%/-% uf F F L Ohm.uF V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-% pf pf pf pf pf pf pf pf V,NPO, V,NPO, V,NPO, V,NPO, V,NPO, V,NPO, V,NPO, V,NPO, V,NPO, V,NPO, K_M_IO K_M_IH K_M_PI K_M_LN K_M_ K_M_IO K_M_IH K_M_FWH K_M_TPM K_M_UIO K_M_IH pf pf pf V,NPO, F-V- F-V F-V- R.K F-V R.K F R.K F_VTT R R R.K.K FEL FEL FEL FEL, EL TLE F Frequency MHz MHz() MHz() FOXONN PE EMI P. R R FEL, FEL, K locken R ize ocument Number Rev ate: Tuesday, May, heet of

8 R +/-% VRM_Y R UX R.K VRM_Y +/-% R.K +/-% R.nF K +/-% V,XR,+/-% K +/-% UMMY V_VRM VTT_PWR V,NPO, UX R.K +/-% R.nF K +/-% V,XR,+/-% R R +/-% +/-% pf K K UMMY pf V,NPO, PVI PVI PVI PVI PVI PVI UX R.K +/-% R.nF K +/-% uf V,YV,+%/-% R V,XR,+/-% PVI PVI PVI PVI PVI PVI VRM_Y V,YV,+%/-% V,XR,+/-% UX R.nF K +/-% MENE uf R.K +/-% VP R R +/-% +/-% U O O O OUT ERROUT NEN F NONE PN VRM_FR R K +/-% PN OUT OUT OUT _ENE V_ENE PN VTT_OUT_LEFT PN MENE R K +/-%.nf Pop only if phase design is used V,XR,+/-% R Q N R O.K VRM_ENE OUTEN OUT OUT OUT OFFET/MENE OREF R R +/-% +/-%.uf V, YV, +%/-% V VI VI VI OUT OUT OUT N POO VI VI VI R RT T R R K +/-% R K +/-% pf K/NT +/-% R.K R +/-% K V, NPO, R.K +/-% R K +/-% OUT OUT LO_LINE_ELET R VTT_PWR R.K +/-% R.K +/-% V_VRM LL_I VTT_PWR.uF V, XR, +/-% V Y V Y E uf V,+/-% EH LO_LINE_ELET R VTT_PWR E uf V, +/-% EH VIN.uF V,YV,+%/-% VTT_PWR N OUT TXV_P_X R L hoke oil.uh Pop only if phase design is used E VRM_Y uf EH V,+/-% E uf V, YV, +%/-%.uf V, XR, +/-% Q MMT OT_E R K R K R.K R K R K Q N.uF V, XR, +/-% E uf V,+/-% EH Q MMT.uF V, XR, +/-% FOXONN PE Voltage Regulator own. R ize ocument Number Rev ate: Tuesday, May, heet of

9 VIN R R.uF V,YV,+%/-% V Y OUT NW _VIN OUT O VPN T T RN VIN uf V,YV,+%/-% uf V,YV,+%/-% PN VRE U nf V,XR,+/-% R. UX R.nF V,NPO, UX R VIN nf V,XR,+/-% R nf V, XR, +/-% Q NTNR Q NTNR- Q NTNR Q R NTNR- Q.uF V, XR, +/-% NTNR K Q NTNR-.uF V,YV,+%/-% PN PN L IN oil nh K +/-% L R IN oil nh K +/-% VP nh and nh choke co-lay.nf V,NPO, E E UNER HETINK E uf V, +/-% EH E uf V,+/-% EH uf V,+/-% EH uf V,+/-% EH VP.uF V,YV,+%/-% NW OUT OUT VPN O VIN T _VIN uf V,YV,+%/-% uf V,YV,+%/-% U T RN PN VRE VIN nf V,XR,+/-% R. UX R nf UX R.nF V,NPO, R nf V, XR, +/-% V,XR,+/-% Q NTNR Q NTNR- Q NTNR R Q NTNR- Q.uF NTNR V, XR, +/-% K Q NTNR-.uF V,YV,+%/-% PN PN IN oil nh K +/-% L IN oil nh R K +/-%.nf V,NPO, L E uf V,+/-% EH E E E E uf V,+/-% EH uf V,+/-% EH uf V,+/-% EH uf V,+/-% EH pf pf V,NPO, V, NPO, VP uf/uf co-layout E uf E uf E uf EH.V,+/-% EH.V,+/-% EH.V,+/-% E uf EH.V,+/-%.uF V,YV,+%/-% NW OUT OUT VPN O VIN T _VIN uf V,YV,+%/-% uf V,YV,+%/-% U T RN PN VRE R.nF V,NPO, VIN nf V,XR,+/-% R. UX R nf UX V,XR,+/-% R nf V, XR, +/-% Q NTNR Q NTNR- Q NTNR R Q Q NTNR- NTNR- K Q.uF NTNR V, XR, +/-% V,YV,+%/-%.uF PN PN L IN oil nh K +/-% L IN oil nh R K +/-%.nf V,NPO, uf V,+/-% EH uf V,+/-% EH e-pop if phase design is used Q, Q, Q, Q, Q, Q, Q, Q, Q, Q nf V,XR,+/-% VIN NW OUT OUT O T uf V,YV,+%/-% T RN U. R UX Q NTNR R Q.uF V, NTNR XR, +/-% K.uF V,YV,+%/-% PN PN L IN oil nh K +/-%.uf V,YV,+%/-% VPN VIN VRE _VIN uf V,YV,+%/-% PN R UX RR.nF V,NPO, nf V, XR, +/-% nf V,XR,+/-% Q NTNR- Q NTNR- R.nF V,NPO, FOXONN PE Voltage Regulator own. R ize ocument Number Rev Tuesday, May, ate: heet of

10 , LP_J R K Only pop for R,,, LP_J PI_ PI_,,, LP_J, LP_J R,,,, PWR_V V_ R K These two resistors are necessary. # and # must be tied to Vstb to prevent them floating. R K R V_Y Q N V Y.uF.uF V, YV, +%/-% " from controller NW R K V, XR, +/-% V Y.'' from ontroller E uf.uf V, +/-% EH V,YV,+%/-% R K +/-% nf V,XR,+/-% V_Y R.K uf V,YV,+%/-% VR_IN PI_ VQEN VQOMP U V VY # # /EN OMP N LN uf V,YV,+%/-% VTTN NP lose to PIN of THP V VQIN F VTTO VTTO R R R_PN VQF R R K V_Y R.uF V, XR, +/-% T R R_PN N R VQY VQY L hoke oil.uh VR_IN Q E uf NTNR.V, +/-% EH Only pop for.uf V, XR, +/-%.uf.v,xr,+/-% Q NTNR Q NTNR E uf.v, +/-% EH L F L Ohm L hoke oil.uh E uf VTT_R E uf V, +/-% EH V, +/-% EH L F L Ohm E uf V,+/-% cedh E uf uf V,YV,+%/-% V, +/-% EH VR_IN E.uF uf V, YV, +%/-%.V, +/-% EH.uF.V,XR,+/-% E uf V, +/-% uf V,YV,+%/-% EH R +/-% V_TR Only pop for R R nf V, XR, +/-% VQF Only pop for NP.uF V, XR, +/-% R +/-% Place less than." from ontroller V_TR VQY Only pop for NP VR_IN VR_IN.uF V, XR, +/-% R K +/-% V_TR R R +/-% Trace to PIN must be able to carry Only pop for.uf V, YV, +%/-% uf V, YV, +%/-% R R R R.K.K.K.K +/-% +/-% +/-% +/-% UPERPIO UPERPIO UPERPIO Value should be tuned R Place close to PIN of FOXONN PE R.V/.V R ize ocument Number Rev ate: Tuesday, May, heet of

11 V_Y V_Y.V uf V,YV,+%/-% V_ R +/-% R V_ R +/-% LMM.V R +/-%.uf V, XR, +/-% placed near the LMM pin.uf V, XR, +/-% + - V_Y.uF V, XR, +/-% V_Y U LMM OPJ R K E uf V, +/-%.uf V, XR, +/-% EH Q IPNL.uF V,YV,+%/-% V_ORE R K R +/-% E E Q MMT Q MMT.V R +/-%.uf V, XR, +/-% + - U LMM OPJ R K Q IPNL F_VTT V_Y L hoke OIL uh +/-% E.uF.uF uf pf.v, +/-% V,NPO, EH V, YV, +%/-% V, XR, +/-% R V_Y W E uf.v, +/-% EH E uf.v, +/-% EH.uF V, XR, +/-%.uf V,YV,+%/-% R.K +/-% uf V, YV, +%/-% V_F U PHE OOT OET UTE F N V LTE RT OPJ.uF V, XR, +/-% R Q NTNR L hoke oil uh K E uf.v, +/-% EH V_ORE R nf E E V,XR,+/-% uf uf.uf +/-%.V, +/-%.V, +/-% V,YV,+%/-% EH EH V_F Value should be tuned Q NTN UPERPIO UPERPIO R +/-% UPERPIO UPERPIO R R +/-% +/-% Power.V.V FOXONN PE R ize ocument Number Rev ate: Tuesday, May, heet of

12 V_ORE V_MH V_ LP_J,,, V_Y E hanged from to by oldstar //,,, LP_J T Q MMT R.K R R K uf V,YV,+%/-%.uF V,YV,+%/-% Q MMT V_Y R.uF U MI-.M V, XR, +/-% VIN VOUT HN N YP/J V_MH.V/m.uF.uF V, XR, +/-%.uf V, XR, +/-% dd by oldstar // V,YV,+%/-% V_ R K R K V_ORE R Q K uf V,YV,+%/-% MMT V_Y V_Y V_Y + - U LM.uF V, XR, +/-% PROHOTJ placed near the LM pin R K +/-% R K +/-% + - U LM R +/-% R +/-% E Q MMT.uF V, XR, +/-% T RT.K +/-% R +/-% R.K +/-% VR Thermal Monitor ircuit.v_mh FOXONN PE R ize ocument Number Rev ate: Tuesday, May, heet of

13 HJ[..] HJ[..] HJ[..] HJ[..] HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HIJ HTNJ HTPJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HIJ HTNJ HTPJ T Pin R.: test point TP_VPLL Pin M R.: test point TP_VI MIJ MJ FERRJ INTR NMI INNEJ TPLKJ HV H TP HVIOPLL, VI, VI, VI, VI, VI, VI TP K_M_P_PU K_M_N_PU, KTOJ THERM THERM TP TP V_ENE _ENE VI VI VI VI VI VI TP_VI TP_VPLL KTOJ TP_VENE TP_ENE U # # # # # # # # # # # # # # # HIJ # I# TN# TP# # F # F # E # # E # # F # F # # E # # F # # F # HIJ # I# TN# E TP# OF # # E # E # # # F # F # E # E # F # E # F # # E # # I# TN# TP# # # # # # # # # # # # # # # # # I# TN# TP# PU Prescott_ocket_L_Rev. U OF P MI# K M# R FERR#/PE# K LINT L LINT N INNE# M TPLK# V RV VIOPLL M VI L VI M VI L VI K VI L VI M VI F LK LK E KTO# L THERM K THERM TETHI TETHI TETHI TETHI TETHI TETHI TETHI TETHI TETHI TETHI RV RV HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HIJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HIJ LP# L RV H PWROO N PROHOT# L THERMTRIP# M OMP OMP T OMP OMP R RV N RV E RV RV RV RV N VENE N ENE RV E N V_M_RE RV E N _M_RE RV F hanged pin name TLREF H F from RV OMP J RV RV J OOTELET Y LL_I V LL_I PU Prescott_ocket_L_Rev. HIJ HTNJ HTPJ HIJ HTNJ HTPJ HOMP HOMP HOMP HOMP TP_RV_PU_N TP_RV_PU_E TP_RV_PU_ TP_RV_PU_ TP_RV_PU_ TP_RV_PU_ PU_OOT LL_I TP_LL_I PULPJ PU_PWR PROHOTJ THERMTRIPJ T Pin N ~ Pin J R.: connections ok? HJ[..] T Pin L PROHOT# R.: pull up to VTT_OUT_RIHT /: example VR thermal monitor circuit F TETHI_ W TETHI_ P TETHI_ W TETHI_ T F Pin K, refer to R. F TETHI K RV_K RV_ TP TP TP TP TP TP LL_I TP HREQJ[..] HJ[..] VTT_OUT_RIHT R. +/-% R +/-% VTT_OUT_RIHT HOMP HOMP HTJ HPREQJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HREQJ HREQJ HREQJ HREQJ HREQJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ TP TP_L_PIN_H TP TP_L_PIN_H TP TP_L_PIN_J TP TP_L_PIN_J HTJ TLREF voltage should be.f_vtt mils width, mils spacing divider should be within." of the TLREF pin caps should be placed near PU pin.uf V,YV,+%/-% VTT_OUT_LEFT mils width mils spacing R +/-% R +/-% Place at PU end of route R R K R mils width mils spacing HIERRJ PU_OOT RV_K HOMP HOMP R. +/-% U L # # P # NR# M # HIT# L # RP# H M # PRI# R # Y# T # RY# U # HITM# E T # IERR# U # INIT# P U # LOK# V # TRY# E V # INIT# W # EFER# N RV ERY# F P RV MERR# K REQ# J REQ# P# U M REQ# P# U K REQ# J REQ# R# F R T# TETHI PREQ# TETHI TETHI H # W # P# J Y # P# H Y # P# H # P# J # # TLREF H # # REET# # F # R# F # R# F # R# # # H # H # J # J # RV E RV T# OF PU Prescott_ocket_L_Rev. R pf V, XR, +/-% R. +/-% HTLREF T TP_RPJ HIERRJ TP_INITJ TP_MERRJ TP_PJ TP_PJ HRJ TETHI_ TETHI_ TETHI_ TP_PJ TP_PJ TP_PJ TP_PJ F_VTT HTLREF HJ HNRJ HITJ TP HPRIJ HYJ HRYJ HITMJ INITJ HLOKJ HTRYJ TP HEFERJ HERYJ TP HRJ HPURTJ HRJ HRJ HRJ HRJ R.: ohm, %.: ohm, % TLREF_EL R R TETHI_ TETHI_ TETHI VTT_OUT_LEFT Place at PU end of route R HRJ Place at PU end of route R PU_PWR TP TP TP TP TP TP R TETHI_ R TETHI_ R TETHI_ R TETHI_ R TETHI_ R TETHI_ R RV_ R HPURTJ PU-HOT ate: Tuesday, May, heet of VIN VP R R K +/-% V_Y FOXONN PE R MH_TLREF N ize ocument Number Rev R +/-% R +/-% Q Q N R +/-% pf V,NPO,

14 VP VTT_OUT_RIHT.V,XR,+/-% uf U OF HTK HTK E HTI TK VTT HTI HTO TI VTT HTO F HTM TO VTT HTM HTRTJ TM VTT HTRTJ TRT# VTT VTT HPMJ VTT HPMJ J HPMJ PM# VTT HPMJ J HPMJ PM# VTT HPMJ HPMJ PM# VTT HPMJ HPMJ PM# VTT HPMJ F HPMJ PM# VTT HPMJ PM# VTT IH_Y_RTJ VTT,,, IH_Y_RTJ R# VTT VTT K ITPLKOUT VTT J ITPLKOUT VTT FEL VTT, FEL FEL EL VTT, FEL H FEL EL VTT, FEL EL VTT VTT VTT VTTPWR M.V,XR,+/-% HV H HPMJ HPMJ HPMJ HPMJ HPMJ HPMJ HPMJ HPMJ HPMJ HPMJ HPMJ HPMJ F_VTT PLL upply Filter HVIOPLL HVIOPLL uf V, YV, +%/-% R Place PM termination near PU R. +/-% R. +/-% R. +/-% R. +/-% R. +/-% R. +/-% place TRTJ termination anywhere on route.v,xr,+/-% uf R. +/-% HV H.V,XR,+/-% uf R. +/-% m L L uh +/-% +/-%.V,XR,+/-% uf.v,xr,+/-% uf.v,xr,+/-% uf R. +/-% VTT_OUT VTT_OUT J VTT_EL F PU Prescott_ocket_L_Rev. HTO HTI HTM HTK VTT_OUT_RIHT VTT_OUT_LEFT R VTT_OUT_RIHT VTT_OUT_RIHT place TO termination near XP connector place TK/TI/TM terminations near PU within. inch HTRTJ F_VTT m L L uh +/-% +/-% Notes:. ap. should be within mils of the V and pins. V route should be parallel and next to route. Min. mils trace from the filter to the processor pins. The inductors should be close to the cap. E uf V, +/-% EH EL <= nh, ER <. ohm Place these caps. inside PU socket uf/k caps. co-layout.v,xr,+/-% uf R. +/-%.V,XR,+/-% uf.v,xr,+/-% uf R. +/-%.V,XR,+/-% uf.v,xr,+/-% uf.uf.uf V, XR, +/-% V, XR, +/-%.V,XR,+/-% uf.v,xr,+/-% uf.v,xr,+/-% uf.v,xr,+/-% uf R K.V,XR,+/-% uf.v,xr,+/-% uf VTT_PWR VTT_OUT_RIHT VTT_OUT_LEFT V_Y uf T uf T.V,+/-% VP T uf.v,+/-% VP VP VP T UE VP K VP M VP L VP E VP E VP W VP W VP W VP T VP Y VP L VP VP W VP Y VP N VP VP Y VP VP M VP U VP J VP VP M VP M VP VP VP J VP J VP T VP M VP F VP VP E VP N VP W VP U VP VP VP Y VP N VP N VP N VP N VP Y VP Y VP VP E VP E VP N VP V VP K VP E VP M VP E VP VP E VP M VP K VP M VP N VP T VP VP N VP E VP W VP VP M VP N VP VP J VP M VP M VP M VP L VP U VP Y VP J VP VP U VP M VP VP N VP M VP U VP K VP U VP K VP VP K VP H VP H VP OF VP K VP H VP T VP M VP M VP E VP Y VP K VP K VP VP J VP T VP VP M VP J VP U VP L VP VP J VP J VP H VP J VP VP J VP J VP H VP H VP W VP L VP N VP H VP U VP T VP R VP K VP N VP VP K VP J VP J VP VP N VP H VP F VP L VP J VP J VP J VP VP K VP F VP VP M VP F VP K VP VP J VP M VP L VP J VP K VP L VP N VP H VP L VP J VP K VP VP N VP L VP J VP H VP J VP J VP K VP P VP K VP L VP M VP T VP N VP H VP L VP N VP J VP U VP J VP T VP K VP N VP VP N PU Prescott_ocket_L_Rev. TLREF_EL U OF UF OF H F VP L H F VP H H VP L H J VP J H H VP E H VP E H J H VP K J E VP J M H L VP E E M VP N H V J VP F P J VP E V K T VP M K W VP N P L J VP H P L J VP H M VP H J M L VP W VP P E F VP H J Y VP W N K VP M P J VP E M VP E N F VP J M J VP J VP F Y VP H L VP L N L VP H VP K L F W VP E Y H VP H L E N VP H F N VP E N H J VP H N F K VP E F F VP M N F N VP H F VP J F M VP J P F K VP F F K N J P N F E F K V F M VI J R F V F K H V N K R H N M V VI_ELET N F R P K J E E E F N E V E L F T T K L V R H V J F H T K L L M H L E V E M U L R L Y H R E TLREF_EL F TLREF_EL H R L R L L R K H U L R E R L J P V N K P RV V K K F RV F K E OMP T M M F RV Y M H H RV E L RV W L H RV E H E RV E RV H RV E K H RV RV E H PU Prescott_ocket_L_Rev. PU Prescott_ocket_L_Rev. FOXONN PE TLREF_EL L - R ize ocument Number Rev ate: Tuesday, May, heet of

15 HJ[..] HREQJ[..] F_VTT R +/-% R +/-% HWIN HTJ HTJ HTPJ HTNJ HIJ HTPJ HTNJ HIJ HTPJ HTNJ HIJ HTPJ HTNJ HIJ HJ HNRJ HPRIJ HRJ HPURTJ HYJ HEFERJ HRYJ HERYJ HITJ HITMJ HLOKJ HPREQJ HRJ HRJ HRJ HTRYJ nf V,XR,+/-% HIJ HIJ HIJ HIJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HREQJ HREQJ HREQJ HREQJ HREQJ F_VTT HWIN voltage should be /F_VTT mils width, mils space max. inches long caps should be placed near MH pin HROMP,,, U OF H H# H J K H# H H J H# H J H# H H# H H K H# H L H# H F M H# H L H# H L H# H J H# H K H# H K H# H M H# H R H# H L H# H N H# H E M H# H N H# H P H# H H N H# H P H# H J R H# H F N H# H F T H# H E T H# H E U H# H T H# H J T H# H K H L H L F HREQ# H K E HREQ# H J H HREQ# H J HREQ# H K F HREQ# H J J HT# H M N HT# H H H M H K E HTP# H H E HTN# H H E HINV# H M H HTP# H K F HTN# H K J HINV# H J HTP# H H F HTN# H F K HINV# H HTP# H HTN# H HINV# H H H M H# H M HNR# H E HPRI# H R HREQ# H HPURT# H L HY# H J HEFER# H M HRY# H P HERY# H E L HHIT# H N HHITM# L HLOK# HWIN E HPREQ# HOMP K HR# HROMP P HR# HVREF J HR# N HTRY# HLKP M HLKN M R. +/-% rantsdale_mh R_E Rev. R FEL FEL FEL HOMP.pF V,NPO,+/-.pF FEL FEL FEL F_VTT HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ HJ R. +/-% HWIN HOMP HROMP MH_TLREF K_M_P_MH K_M_N_MH R uf +/-% MH_TLREF HJ[..] TLREF voltage should be.f_vtt mils width, mils space caps should be placed near MH pin V, XR, +/-% R K R K R K.nF V,XR,+/-% MH_FEL MH_FEL MH_FEL HJ[..] K_PE_M_P_MH K_PE_M_N_MH VO_TRLT VO_TRLLK EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN MI_RXP MI_RXN MI_RXP MI_RXN MI_RXP MI_RXN MI_RXP MI_RXN hould add a cap close to this pin T heck E E : VTT EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN MI_RXP MI_RXN MI_RXP MI_RXN MI_RXP MI_RXN MI_RXP MI_RXN K_PE_M_P_MH K_PE_M_N_MH VO_TRLT VO_TRLLK MH_FEL H MH_FEL E MH_FEL NO_ M NO_ F R K MH_TYPE R K M_EXPLR NO_ NO_ V_ORE NO_ K UE EL EL EL RV RV MTYPE EXP_LR RV RV RV L V M N N L N J N H N N N P N L N L N K N J N H N H N H N N F N F N E N N J RV K RV K RV L RV L RV K RV J RV J RV J RV J RV U E EXP_RXP F EXP_RXN J EXP_RXP H EXP_RXN F EXP_RXP E EXP_RXN F EXP_RXP E EXP_RXN EXP_RXP EXP_RXN EXP_RXP E EXP_RXN EXP_RXP EXP_RXN H EXP_RXP H EXP_RXN J EXP_RXP J EXP_RXN K EXP_RXP K EXP_RXN L EXP_RXP L EXP_RXN P EXP_RXP R EXP_RXN M EXP_RXP M EXP_RXN N EXP_RXP N EXP_RXN P EXP_RXP P EXP_RXN R EXP_RXP R EXP_RXN U MI_RXP U MI_RXN T MI_RXP T MI_RXN V MI_RXP V MI_RXN V MI_RXP U MI_RXN LKP LKN K VO_TRLT J VO_TRLLK rantsdale_mh R_E Rev. OF EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP E EXP_TXN F EXP_TXP F EXP_TXN EXP_TXP EXP_TXN H EXP_TXP H EXP_TXN J EXP_TXP J EXP_TXN K EXP_TXP K EXP_TXN L EXP_TXP L EXP_TXN M EXP_TXP M EXP_TXN N EXP_TXP N EXP_TXN P EXP_TXP P EXP_TXN R MI_TXP R MI_TXN T MI_TXP T MI_TXN U MI_TXP U MI_TXN V MI_TXP V MI_TXN W EXP_OMPO Y EXP_OMPI W rantsdale_mh R_E Rev. EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN OF HYN E R VYN R RE F REEN LUE H RE# REEN# E LUE# J _T L _LK M REFLKP M REFLKN M REFET N R N R N R N R N P N P N N N N EXTT# K RV RV R RTIN# F PWROK IH_YN# M N RV V RV V RV U RV V RV Y RV RV R RV R RV RV R R R +/-% +/-% +/-% MI_TXP MI_TXP MI_TXN MI_TXN MI_TXP MI_TXP MI_TXN MI_TXN MI_TXP MI_TXP MI_TXN MI_TXN MI_TXP MI_TXP MI_TXN MI_TXN V_PE_MH MH_EXP_OMPR. +/-% _T _T _LK _LK K_M_P_MH K_M_P_MH K_M_N_MH K_M_N_MH REFET R Place close to MH +/-% PWR_V_T R PWR_V,,,, nf V,XR,+/-% V_MH R K IH_PLTRTJ IH_PLTRTJ, PWR_V_T PWR_V_T, IH_YNJ IH_YNJ EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN HYN VYN RE REEN LUE Place close to MH Within mils rantsdale R MH - ize ocument Number Rev ate: Tuesday, May, heet of FOXONN PE R

16 U OF, M_M_[..] M_Q_[..] M_M_ P M_Q_ M_M_ M_ Q_ M_Q_J[..] R M_Q_J M_M_ M_ Q_# M_QM_[..] L M_QM_ M_M_ M_ M_ F M_T_[..] P M_T_ M_M_ M Q_ E R M_T_ M_M_ M_ Q_ F P M_T_ M_M_ M_ Q_ H N M_T_ M_M_ M_ Q_ J P M_T_ M_M_ M_ Q_ E N M_T_ M_M_ M_ Q_ E N M_T_ M_M_ M_ Q_ M M_T_ M_M_ M_ Q_ H M M_M_ M_ R M_Q_[..] M_M_ M_ P M_Q_ M_ Q_ L M_Q_J[..] M_Q_J Q_# L M_QM_[..] M_QM_, M_WE_J N WE_# M_ L M_T_[..] M_T_, M J N _# Q_ K M_T_ Q_ K M_T_ Q_ N M_T_, M_R_J P M R_# Q_ P N M_T_ M Q_ J R M_T_ M Q_ J N M_T Q_ P M_T_, M [..] Q_ P, M_KE_[..] K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ V_TR, M J, M J, M J, M J, M_OT_[..] R K +/-% R K +/-% MH_VREF_ MH_VREF_.uF V, XR, +/-% Place this cap close to MH spacing mils trace width mils mils minimum for a max. of mils in the MH break-out area M_KE_ M_KE_ M_KE_ M_KE_ M_OT_ M_OT_ M_OT_ M_OT_ MH_VREF_.uF R V, XR, +/-% Place this cap close to MH R _# P _# R _# N _# P KE_ M KE_ N KE_ R KE_ P OT_ N OT_ P OT_ P OT_ N LK_ P LK_# M LK_ M LK_# LK_ LK_# N LK_ M LK_# N LK_ N LK_# LK_ LK_# RV H RV_TP E RV_TP HNNEL J M_LEWIN K M_LEWOUT E VREF Q_ P Q_# R M_ N Q_ R Q_ P Q_ P Q_ N Q_ N Q_ P Q_ N Q_ R Q_ F Q_# M_ H Q_ L Q_ J Q_ F Q_ H Q_ K Q_ F Q_ Q_ E Q_ M Q_# L M_ K Q_ K Q_ J Q_ L Q_ K Q_ H Q_ L Q_ N Q_ L Q_ Q_# M_ Q_ H Q_ H Q_ F Q_ E Q_ J Q_ J Q_ Q_ F Q_ Q_# M_ Q_ Q_ Q_ Y Q_ W Q_ E Q_ E Q_ Q_ Y Q_ U Q_# U M_ U Q_ V Q_ V Q_ R Q_ R Q_ W Q_ W Q_ T Q_ T M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..], M_M_[..] V_TR, M_WE_J, M J, M_R_J, M [..], M J, M J, M J, M J, M_KE_[..], M_OT_[..] K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ K_M_M_P_R_ K_M_M_N_R_ ROMP[:] mils width, mils spacing place cap/res close to MH.uF V, XR, +/-% R. +/-% ROMP M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M M M M_KE_ M_KE_ M_KE_ M_KE_ M_OT_ M_OT_ M_OT_ M_OT_ MH_VREF_ ROMP ROMP MOOMP[:] mils width, mils spacing place res close to MH R. +/-% R. +/-% U OF M M_ Q_ K R M_ Q_# L N M_ M_ J L M_ Q_ H P M_ Q_ J M M_ Q_ L P M_ Q_ N L M_ Q_ N M_ Q_ H R M_ Q_ L P M_ Q_ M P M_ R M_ Q_ K L M_ Q_# H M_ H Q_ J P WE_# Q_ L P _# Q_ F N R_# Q_ E Q_ J Q_ L R _ Q_ N _ Q_ N _ N _# M _# P _# N _# P KE_ N KE_ R KE_ M KE_ M OT_ L OT_ L OT_ K OT_ H LK_ LK_# K LK_ L LK_# E LK_ E LK_# L LK_ K LK_# J LK_ L LK_# LK_ LK_# R. +/-% RV K RV_TP N RV_TP HNNEL F M_LEWIN E M_LEWOUT E VREF ROMP ROMP E OOMP F OOMP Q_ K Q_# L M_ H Q_ F Q_ H Q_ Q_ Q_ Q_ E Q_ Q_ F Q_ Q_# F M_ Q_ K Q_ H Q_ H Q_ Q_ Q_ L Q_ E Q_ F Q_ H Q_# M_ Q_ F Q_ F Q_ L Q_ J Q_ F Q_ Q_ L Q_ J Q_ H Q_# H M_ H Q_ K Q_ J Q_ Q_ F Q_ J Q_ K Q_ Q_ Q_ Q_# M_ Q_ F Q_ E Q_ Q_ Q_ E Q_ E Q_ Q_ Q_ W Q_# Y M_ W Q_ Q_ W Q_ V Q_ V Q_ Y Q_ Q_ W Q_ U rantsdale_mh R_E Rev. M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_Q_J M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] M_Q_[..] M_Q_J[..] M_QM_[..] M_T_[..] rantsdale_mh R_E Rev. FOXONN PE rantsdale R MH - ize ocument Number R ev R ate: Tuesday, May, heet of

17 V_PE_MH V_MH V_ V_HPLL V_MPLL V_PLL V_PLL V_EXPPLL V_ORE UF OF V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V W V V V V V U V V_MH Y V_EXP Y V_EXP Y V_EXP Y V_EXP Y V_EXP Y V_EXP Y V_EXP Y V_EXP Y V_EXP W V_EXP W V_EXP W V_EXP W V_EXP W V_EXP W V_EXP W V_EXP W V_EXP V_HPLL V_MPLL V_PLL V_PLL V_EXPPLL V E V_ V_ F V_ rantsdale_mh R_E Rev. V_ Filter L VM R VM R VM R VM R VM R VM R VM R VM P VM P VM P VM P VM P VM N VM M VM M VM M VM M VM M VM M VM M VM M VM M VM M VM K VM M VM M VM M VM M F L Ohm V_TR F_VTT VTT H VTT VTT VTT F VTT F VTT F VTT E VTT E VTT E VTT E VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT V_ORE from MH to st cap must be less than inch E uf V, +/-% EH of U V V Y V Y V Y V Y Y V Y W V Y W V W U V V U V V T V V T V V T V U T V U T V T V T V R V R V P V P V N V V N V M V V V V V N V N V P V P V P V R V R N V R N V T N V U N V U N V U N V V N V W P V W P V W P V Y P V P V P V RV P V RV R V RV R V RV R V RV R V RV R V RV R V RV R V RV R V RV T V RV T V T V T V N N T V N N T V N N U V N N U V N P U V N P U V N P V V N R V V N R V V N T V V N U V V N V V V N W W V N Y W V N W V N W V N Y V N Y V Y V Y V Y V Y V V_.uF V, XR, +/-% rantsdale_mh R_E Rev. V_ nf V,XR,+/-% of UH J J J J J J K K K K K K K K K K K K K K L L L L L L M M M M M M N P R E R E R E R E R E R E R E E E E E E E E E F F F F F F F F F F F F F F F H H H H H E H E H E H E H E H E H E H E H E J E J E J F J F J F J F rantsdale_mh R_E Rev. UI of L L L M M M M F M F M F M F M F M F M F M F M F N F N N N N N N N N P P P P P P P P P H P H R H R H R H R H R H R H R H T H T H T H T H T H T J T J T J T J T J U J U J U J U J U J U J U J U J U K U K U K V K V K V K V K V K V K V K V K W K W K W(Redundant) W K changed to V K W L W L W L Y L Y L Y L Y L Y L L V L L Missed pins in L Intel V. L L L rantsdale_mh R_E Rev. V_TR V_ORE V_ORE V_ORE V_TR ecoupling Place with trace leading to the following balls: K, N, R&R, R, R, R uf.v,xr,+/-% uf uf.v,xr,+/-%.v,xr,+/-% uf.v,xr,+/-% uf uf.v,xr,+/-%.v,xr,+/-% pf V,NPO,+/-% V_ORE ecoupling Place in V_ORE plane as close to the MH as possible uf.v,xr,+/-% uf.v,xr,+/-%.uf uf.v,xr,+/-% V, XR, +/-% R. pf V,NPO,+/-% L L uh L L uh L L uh L L uh L L uh from MH to st cap must be less than inch V_EXPPLL uf.v,xr,+/-%.uf V, XR, +/-% E uf V, +/-% EH E uf V, +/-% EH E uf V, +/-% EH E uf V, +/-% EH E uf V, +/-% EH V_HPLL.uF V, XR, +/-% V_PLL.uF V, XR, +/-% V_PLL.uF V, XR, +/-% V_MPLL.uF V, XR, +/-% F_VTT Place in F_VTT plane as close to the MH as possible F_VTT ecoupling uf uf uf.v,xr,+/-%.v,xr,+/-%.v,xr,+/-% V_ORE PI Express Filter L L nh from MH to st cap must be less than inch E uf uf V, +/-%.V,XR,+/-% EH V_PE_MH uf.v,xr,+/-% FOXONN PE rantsdale R MH - ize ocument Number R ev R ate: Tuesday, May, heet of

18 VTT_R R M_OT_ M_OT_[..], M_KE_[..], M [..], M_M_[..], R M_OT_ VTT_R R M_OT_ ohm VTT_R R M_OT_ Value change from to R R R R M J, M J, M J, M J, R M_M_ RE, Ohm,, /W, M VTT_R R R R M M M RN P RN P M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ M_M_ VTT_R RN P M_KE_ M_KE_ M_KE_ M_KE_ RN P M_M_ M_M_ M_M_ M_M_ R M_R_J RE, Ohm,, /W, M, R M_WE_J RE, Ohm,, /W, M, R M J RE, Ohm,, /W, M, R M_M_ RE, Ohm,, /W, M VTT_R hannel VTT_.V high-frequency decoupling caps. s close to termination resistors as possible VTT_R hannel VTT_.V bulk decoupling caps. Place one at each end and one in the center of termination island V, XR, +/-% V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf.uf.v,xr,+/-%.v,xr,+/-%.uf.uf FOXONN PE R hannel Termination R ize ocument Number Rev ate: Tuesday, May, heet of

19 M_Q_ M_T_ M_T_ M_T_ M_Q_ M_M_ M_T_ M_T_ M_QM_ M_T_ M_Q_J M M M_T_ M_T_ M_T_ M_T_ M_Q_J M_Q_ M_T_ M_M_ M_Q_J M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_J M M_QM_ M_QM_ M_T_ M_M_ M_Q_J M_Q_ M_OT_ M_T_ M_T_ M_M_ M_T_ M_T_ M_T_ M_M_ M_T_ M_T_ M_Q_J M_T_ M_T_ M_KE_ M_T_ M_T_ M_Q_J M_KE_ M_M_ M_T_ M_QM_ M_T_ M_M_ M_Q_ M_T_ M_T_ M_M_ M_Q_J M_Q_J M_QM_ M_Q_J M_Q_ M_T_ M_OT_ M_Q_ M_T_ M_T_ M_Q_J M M_T_ M_T_ M_OT_ M_M_ M_M_ M_M_ M_T_ M_T_ M_T_ M_T_ M_M_ MVREF_ M_T_ M_M_ M_QM_ M_Q_ M_Q_J M_M_ M_Q_ M_M_ M_T_ MVREF_ M_T_ M_T_ M_T_ M_T_ M_M_ M_T_ M_T_ M_M_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_T_ M_T_ M M_T_ M_QM_ M_QM_ M_QM_ M_T_ M_M_ M_T_ M_QM_ M_Q_ M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_J M_T_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_T_ M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_QM_ M_QM_ M_T_ M_T_ M_M_ M_T_ M_T_ M_T_ M_T_ M_Q_ M_T_ M_M_ M_T_ M_T_ M_KE_ M_T_ M_T_ M_T_ M_T_ M_T_ M_QM_ M_M_ M_T_ M_T_ M_QM_ M_T_ M_M_ M_KE_ M_T_ M_T_ M_Q_J M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_M_ M_T_ M_T_ M_T_ M_QM_ M_Q_ M_Q_ M_T_ M_T_ M_M_ M_M_ M_T_ M_OT_ M_M_ M_T_ M_T_ M M_Q_J M_M_ M_T_ M_T_ M_Q_ M_Q_J M_T_ M_T_ M_M_ M_T_ M_T_ M_T_ MVREF_ V_TR V_TR V_TR V_Y V_TR V_Y V_TR V_TR M J, M_KE_[..], M [..], K_M_M_N_R_ M_M_[..], K_M_M_N_R_ M_LK_MIN,, M [..], M_OT_[..], K_M_M_P_R_ K_M_M_P_R_ K_M_M_P_R_ K_M_M_P_R_ M J, M_R_J, M [..], M_OT_[..], K_M_M_P_R_ M_QM_[..] M_WE_J, M J, M_T_MIN,, M_T_[..] M_M_[..], M_KE_[..], M J, K_M_M_P_R_ K_M_M_N_R_ K_M_M_N_R_ K_M_M_N_R_ M_Q_J[..] M_R_J, M_WE_J, M J, M J, MVREF_ K_M_M_N_R_ M_LK_MIN,, M_Q_[..] M_T_MIN,, M [..], ize ocument Number Rev ate: heet of FOXONN PE R Tuesday, May, R hannel IMM, Place this cap close to IMM hannel RII_.V bulk decoupling caps. Place at each corner of the IMMs Place this cap close to IMM hannel IMM RII_.V high-frequency decoupling caps. placement hannel IMM RII_.V high-frequency decoupling caps. placement Place this cap close to divider uf V, XR, +/-% P, uf, +/-%, XR, V, M uf V, XR, +/-% P, uf, +/-%, XR, V, M E uf V, +/-% EH uf V, XR, +/-% P, uf, +/-%, XR, V, M N R_IMM VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ V V V V V V V V V V V R R VP VREF L KE KE # # K#/RFU K/RFU K#/RFU K/RFU K# K /P / # R# WE# N N/TET N OT OT Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> <> <> <> <> <> <> <> <> R K +/-% R K +/-%.uf V, XR, +/-% uf V, XR, +/-% P, uf, +/-%, XR, V, M.uF V, XR, +/-% uf V, XR, +/-% P, uf, +/-%, XR, V, M N R_IMM VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ V V V V V V V V V V V R R VP VREF L KE KE # # K#/RFU K/RFU K#/RFU K/RFU K# K /P / # R# WE# N N/TET N OT OT Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> <> <> <> <> <> <> <> <> E uf V, +/-% EH uf V, XR, +/-% P, uf, +/-%, XR, V, M.uF V, XR, +/-%

20 VTT_R M_OT_[..], M_KE_[..], M [..], M_M_[..], VTT_R VTT_R RN P M_OT_ M_OT_ M_OT_ M_OT_ R R R R M J, M J, M J, M J, R M_M_ RE, Ohm,, /W, M R M_M_ RE, Ohm,, /W, M R R R M M M RN P M_M_ M_M_ M_M_ VTT_R RN P M_M_ M_M_ M_M_ M_M_ RN P M_KE_ M_KE_ M_KE_ M_KE_ RN P M_M_ M_M_ M_M_ M_M_ R M_M_ RE, Ohm,, /W, M VTT_R R M_R_J RE, Ohm,, /W, M, R M_WE_J RE, Ohm,, /W, M, R M J RE, Ohm,, /W, M, VTT_R hannel VTT_.V high-frequency decoupling caps. s close to termination resistors as possible VTT_R hannel VTT_.V bulk decoupling caps. Place one at each end and one in the center of termination island V, XR, +/-% V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf V, XR, +/-%.uf.uf.v,xr,+/-%.v,xr,+/-%.uf.uf FOXONN PE R hannel Termination R ize ocument Number Rev ate: Tuesday, May, heet of

21 N N N N/TET N M_OT_[..], V_TR hannel RII_.V bulk decoupling caps. Place at each corner of the IMMs M_OT_ OT M_OT_ OT <> <> E <> uf <> E uf V, +/-% <> V, +/-% EH <> EH <> <> M_Q_J[..] M_Q_ Q<> Q#<> M_Q_J M_Q_ Q<> Q#<> M_Q_J M_Q_ Q<> Q#<> M_Q_J hannel IMM RII_.V high-frequency M_Q_ decoupling caps. Q<> placement Q#<> M_Q_J M_Q_ Q<> Q#<> M_Q_J V_TR T M_Q_ Q<> Q#<> M_Q_J M_Q_ Q<> Q#<> M_Q_J M_Q_ Q<> Q#<> M_Q_J M_Q_[..] Q<> Q#<> M_QM_ M/Q N/Q# M_QM_ M/Q N/Q# M_QM_ M/Q N/Q# M_QM_ M/Q N/Q# V_TR M_QM_ V_TR M/Q V_TR N/Q# VQ M_QM_ VQ M/Q VQ N/Q# R K VQ +/-% M_QM_ VQ M/Q VQ N/Q# VQ M_QM_ MVREF_ VQ M/Q MVREF_ VQ N/Q# VQ M_QM_[..] R VQ M/Q V N/Q# K.uF M_T_[..] +/-% V, XR, +/-% V M_T_ V Q<> M_T_ V Q<> Place this cap M_T_ V Q<> close to M_T_ V Q<> divider M_T_ V Q<> M_T_ V Q<> M_T_ V Q<> M_T_ V Q<> M_T_ V Q<> spacing mils M_T_ Q<> trace width mils M_T_ mils minimum for a max. of mils Q<> M_T_ in the MH break-out area V_Y R Q<> M_T_ V_Y R Q<> M_T_ VP Q<> M_T_,, M_LK_MIN VREF Q<> M_T_,, M_LK_MIN L Q<> M_T_,, M_T_MIN MVREF_ Q<> M_T_,, M_T_MIN MVREF_ M_T_ M_T_ Place this cap close to IMM M_T_ Place this cap close to IMM.uF Q<>.uF Q<> V, XR, +/-% Q<> V, XR, +/-% Q<> M_T_ Q<> M_T_, M [..] M Q<> M_T_, M [..] M M Q<> M_T_ M Q<> M_T_, M_KE_[..] M_KE_ Q<> M_T_, M_KE_[..] M_KE_ M_KE_ KE Q<> M_T_ M_KE_ KE Q<> M_T_ Q<> M_T_ Q<> M_T_ Q<> M_T_, M J # Q<> M_T_, M J, M J # Q<> M_T_, M J Q<> M_T_ K_M_M_N_R_ K#/RFU Q<> M_T_ K_M_M_N_R_ K_M_M_P_R_ K/RFU Q<> M_T_ K_M_M_P_R_ K_M_M_N_R_ K#/RFU Q<> M_T_ K_M_M_N_R_ K_M_M_P_R_ K/RFU Q<> M_T_ K_M_M_P_R_ K_M_M_N_R_ K# Q<> M_T_ K_M_M_N_R_ K_M_M_P_R_ K Q<> M_T_ K_M_M_P_R_, M_M_[..] M_M_ Q<> M_T_, M_M_[..] M_M_ M_M_ Q<> M_T_ M_M_ M_M_ Q<> M_T_ M_M_ M_M_ Q<> M_T_ M_M_ M_M_ Q<> M_T_ M_M_ M_M_ Q<> M_T_ M_M_ M_M_ Q<> M_T_ M_M_ M_M_ Q<> M_T_ M_M_ M_M_ Q<> M_T_ M_M_ M_M_ Q<> M_T_ M_M_ M_M_ Q<> M_T_ M_M_ M_M_ /P Q<> M_T_ M_M_ M_M_ Q<> M_T_ M_M_ M_M_ Q<> M_T_ M_M_ Q<> M_T_ Q<> M_T_, M [..] M Q<> M_T_, M [..] M / Q<> M_T_ Q<> M_T_ Q<> M_T_, M J # Q<> M_T_, M J, M_R_J R# Q<> M_T_, M_R_J, M_WE_J WE# Q<> M_T_, M_WE_J Q<> V, XR, +/-% P, uf, +/-%, XR, V, M uf V, XR, +/-% P, uf, +/-%, XR, V, M uf V, XR, +/-% P, uf, +/-%, XR, V, M uf V, XR, +/-% P, uf, +/-%, XR, V, M uf R_IMM VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ V V V V V V V V V V V R R VP VREF L KE KE # # K#/RFU K/RFU K#/RFU K/RFU K# K /P / # R# WE# R_IMM N N/TET N OT OT <> <> <> <> <> <> <> <> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> Q<> Q#<> M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# M/Q N/Q# Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> Q<> M_OT_ M_OT_ M_Q_ M_Q_J M_Q_ M_Q_J M_Q_ M_Q_J M_Q_ M_Q_J M_Q_ M_Q_J M_Q_ M_Q_J M_Q_ M_Q_J M_Q_ M_Q_J M_QM_ M_QM_ M_QM_ M_QM_ M_QM_ M_QM_ M_QM_ M_QM_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_T_ M_OT_[..], hannel IMM RII_.V high-frequency decoupling caps. placement V_TR T R hannel IMM, V, XR, +/-% P, uf, +/-%, XR, V, M uf V, XR, +/-% P, uf, +/-%, XR, V, M V, XR, +/-% P, uf, +/-%, XR, V, M FOXONN PE R ize ocument Number Rev Tuesday, May, ate: heet of uf V, XR, +/-% P, uf, +/-%, XR, V, M uf uf

22 V_UL V_Y V_Y V_Y V_Y N,,,,,, PLK,,,,,, PT,,, WKEJ WKEJ V V RV N MLK MT N.V JT.VUX WKE# PRNT# V V N JT JT JT JT.V.V PWR IH PLTRTJ IH PLTRTJ,,, EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP_.uF EXP_TXN EXP_TXN V, XR, +/-% VO_TRLLK VO_TRLLK EXP_TXP_.uF V, XR, +/-% EXP_TXN EXP_TXP_.uF V, XR, +/-% EXP_TXN EXP_TXP_.uF V, XR, +/-% EXP_TXN EXP_TXP_.uF V, XR, +/-% EXP_TXN EXP_TXP_.uF V, XR, +/-% EXP_TXN EXP_TXP_.uF V, XR, +/-% EXP_TXN EXP_TXP_.uF V, XR, +/-% EXP_TXN EXP_TXP_.uF V, XR, +/-% EXP_TXN EXP_TXP_.uF V, XR, +/-% EXP_TXN EXP_TXP_.uF V, XR, +/-% EXP_TXN EXP_TXN EXP_TXN ll oupling caps. should be placed within mils of the connector EXP_TXN EXP_TXN EXP_TXN EXP_TXN EXP_TXN EXP_TXN EXP_TXN EXP_TXN EXP_TXN EXP_TXN EXP_TXN EXP_TXN EXP_TXN_.uF V, XR, +/-% EXP_TXP_.uF EXP_TXN EXP_TXN_ EXP_TXN V, XR, +/-%.uf V, XR, +/-% EXP_TXP_.uF EXP_TXN EXP_TXN_ EXP_TXN V, XR, +/-%.uf V, XR, +/-% EXP_TXP_.uF EXP_TXN EXP_TXN_ EXP_TXN V, XR, +/-%.uf V, XR, +/-% VO_TRLT VO_TRLT EXP_TXP_.uF V, XR, +/-% EXP_TXP_.uF V, XR, +/-% EXP_TXN_.uF V, XR, +/-% EXP_TXN_.uF V, XR, +/-% EXP_TXN_.uF V, XR, +/-% EXP_TXN_.uF V, XR, +/-% EXP_TXN_.uF V, XR, +/-% EXP_TXN_.uF V, XR, +/-% EXP_TXN_.uF V, XR, +/-% EXP_TXN_.uF V, XR, +/-% EXP_TXN_.uF V, XR, +/-% EXP_TXN_.uF V, XR, +/-% EXP_TXN_.uF V, XR, +/-% EXP_TXN_.uF V, XR, +/-% KEY RV N HOP HON N PRNT_# N HOP HON N N HOP HON N N HOP HON N RV PRNT_# N HOP HON N N HOP HON N N HOP HON N N HOP HON N PRNT_# N HOP HON N N HOP HON N N HOP HON N N HOP HON N N HOP HON N N HOP HON N N HOP HON N N HOP HON N PRNT_# RV PIE-X_LOT PIE_X N REFLK+ REFLK- N HIP HIN N RV N HIP HIN N N HIP HIN N N HIP HIN N RV RV N HIP HIN N N HIP HIN N N HIP HIN N N HIP HIN N RV N HIP HIN N N HIP HIN N N HIP HIN N N HIP HIN N N HIP HIN N N HIP HIN N N HIP HIN N N HIP HIN N K_PE_M_P_PORT K_PE_M_N_PORT EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN K_PE_M_P_PORT K_PE_M_N_PORT EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN V_Y E uf V, +/-% EH V_Y.uF V, XR, +/-% V_Y.uF V, XR, +/-% N PIE_RM PIE_RM V_Y E uf V, +/-% EH V_UL.uF V, XR, +/-% FOXONN PE PI Express x fx lot R ize ocument Number Rev ate: Tuesday, May, heet of

23 V_.uF V, YV, +%/-% RE V RE V_ V R +/-% hould be placed no more than.'' to V conn. F F L Ohm pf V,NPO, pf F F L Ohm V, NPO, +/-% pf V,NPO, V_V V_Y F F..uF V, YV, +%/-% REEN LUE REEN V_ V LUE R +/-% F F L Ohm pf V,NPO, F pf F F L Ohm V, NPO, +/-% F pf V,NPO, L_RE L_REEN L_LUE L LK L T.uF V, XR, +/-% V L N VYN N HYN N N I N J N I R HYN VYN R R V_HYN_R V_VYN_R R +/-% F L Ohm pf V,NPO, F L Ohm pf pf V,NPO, V, NPO, +/-% V_Y VYN HYN VYN HYN U OE# N NZ U OE# N NZ V Y V Y V_Y.uF V, XR, +/-% V_Y V_VYN_R V_HYN_R sync impedacne should be mils (W=mil).V is better? V_Y V V sync terminating res should be ohm R R V_VYN V_HYN pf V,NPO, UMMY pf V,NPO, UMMY _TE R.K R.K R.K V_ V_Y R R.K.K V_V _LK L LK_R R +/-% L LK _T N Q N Q L T_R R +/-% L T V onnector FOXONN PE R ize ocument Number Rev ate: Tuesday, May, heet of

24 U MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP HI_N HI_P HI_N HI_P HI_N HI_P HI_P HI_N MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP HI_N HI_P HO_N HO_P HI_N HI_P HO_N HO_P HI_N HI_P HO_N HO_P IH_HO_P_LN IH_HO_N_LN V_PE_IH MI_OMP_IH F R. +/-% F oupling caps. should be close to IH K_PE_M_N_IH K_PE_M_N_IH K_PE_M_P_IH K_PE_M_P_IH HO_P_LOT HO_N_LOT HO_P_LOT HO_N_LOT T MI_RXN T MI_RXP R MI_TXN R MI_TXP V MI_RXN V MI_RXP U MI_TXN U MI_TXP Y MI_RXN Y MI_RXP W MI_TXN W MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP H PERn[] H PERp[] PETn[] PETp[] K PERn[] K PERp[] J PETn[] J PETp[] M PERn[] M PERp[] L PETn[] L PETp[] P PERn[] P PERp[] N PETn[] N PETp[] PI EXPRE MI_ZOMP MI_IROMP MI_LKN MI_LKP MI.uF HO_P V, XR, +/-%.uf HO_N V, XR, +/-% U IH_E Rev. UP_N UP_P UP_N UP_P UP_N UP_P UP_N UP_P UP_N UP_P UP_N UP_P UP_N UP_P UP_N UP_P O# O# O# O# O_#_PIO O_#_PIO O_#_PIO O_#_PIO URI URI# LK E UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP URI_IHR. +/-% K_M_IH V_Y UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP U_OJ_K U_OJ_FRONT K_M_IH,, L_[..] L_RQJ,, L_FRMEJ LN_LK_IH LN_RT_IH LN_RX_IH LN_RX_IH LN_RX_IH LN_TX_IH LN_TX_IH LN_TX_IH TP L_ L_ L_ L_ IH_LK IH_RTJ R K F R K F IH_IN IH_OUT IH_YN K_M_IH E P P N N N N P IH_EE_ IH_EE_IN F IH_EE_OUT IH_EE_HLK F E E E TE F MJ F PULPJ E TP TP_IH_PRLPVR E TP TP_IH_PRLPJ E TP TP_IH_PTPJ INNEJ INITJ_V E INITJ F INTR FERRJ F NMI F KRTJ, ERIRQ MIJ TPLKJ E THERMTRIPJ E R U LRQ_/PIO L/FWH L/FWH L/FWH L/FWH LRQ_# LFRME#/FWH Z_IT_LK Z_RT# Z_IN_ Z_IN_ Z_IN_ Z_OUT Z_YN LK EE_ EE_IN EE_OUT EE_HLK LN_LK LN_RTYN LN_RX_ LN_RX_ LN_RX_ LN_TX_ LN_TX_ LN_TX_ LP UIO EPROM LN HOT TE M# PULP# PRLPVR/TP_ PRLP#/TP_ PTP# INNE# INIT_V# INIT# INTR FERR# NMI RIN# ERIRQ MI# TPLK# THRMTRIP# IH_E Rev. MI MUY#/PI PI PI MLERT#/PIO PI PI TP_PI#/PO PIO TP_PU#/PO PIO PIO PIO PIO PIO PIO LKRUN#/PIO PIO PIO PUPWR/PIO MH_YN# PWRTN# RI# LP_# LP_# LP_# U_TT/LPP# ULK Y_REET# LN_RT# TLOW# TP_ VRMPWR THRM# WKE# PWROK E R W M R V P R T F F U T T T T W V U V V U F U IH_PI_PU OR L_PMEJ M_LERT_PU TRUO_TRL WOLJ TP_IH_PO TP_IH_PIO TP_IH_PO TP_IH_PIO IH_PIO_PU IH_PIO_F FULE PIO_LN_ILEJ OR OR OR L_PMEJ TRUO_TRL WOLJ TP TP TP TP FWH_WPL IH_PIO_F FULE PIO_LN_ILEJ R.K PU_PWR V_IH IH_YNJ IH_RIJ PWRTNJ, IH_RIJ, R LP_J,,, LP_J, R LPPJ TP_ULK TP LPPJ, IH_Y_RTJ,,, R IH_LN_RTJ IH_TLOW_PU R TP_IH_TP TP K IH_VRMPWR_UP IH_THRM_UP IH_THRM_UP R WKEJ,,, PWR_V,,,, PWR_V_T, HO_P_LOT HO_N_LOT HO_P_LOT HO_N_LOT HO_P_LN HO_N_LN LP_J HO_P_LOT HO_N_LOT.uF HO_P V, XR, +/-%.uf HO_N V, XR, +/-% HO_P_LOT.uF HO_P V, XR, +/-% HO_N_LOT.uF HO_N V, XR, +/-% V Y.uF IH_HO_P_LN V, XR, +/-%.uf IH_HO_N_LN V, XR, +/-% R Q N V_ORE E Q MMT OT_E V_ V_ R K R K R R.K IH_THRM_UP K IH_VRMPWR_UP R K IH_PI_PU R K TRUO_TRL R K L_PMEJ R K WOLJ R K M_LERT_PU R K IH_TLOW_PU R K WKEJ R.K IH_RIJ R.K IH_PIO_PU LPPJ RK IH_PIO_F V_Y R K R K R K R K R K R K R K R K F_VTT OR OR OR OR R R Place at IH end of route V_ THERMTRIPJ FERRJ.uF V, XR, +/-%, RMRTJ IHR - RMRTJ E R K Q N IH_LN_RTJ Q MMT R.K PIO_LN_ILEJ FOXONN PE R ize ocument Number Rev ate: Tuesday, May, heet of R K

25 PIE_ PIE PIE E PIE PIE PIE PIE F PIE E PIE PIE PIE PIE E PIE PIE F PIE F PIE _ PIE_KJ PIE_REQ K# PIE_IORJ REQ E PIE_IOWJ IOR# PIE_RY IOW# F IORY PIE_ PIE_ PIE_ PIE_J PIE_J E IRQ V_ R K PIE_LE T_LE FL_T # # IEIRQ R K U IE T IH_E Rev. V_Y FL_T W R K W for cap. discharge quickly uf V, YV, +%/-% TRXN E TRXP TTXN TTXP F TRXN TRXP TTXN F TTXP TRXN TRXP TTXN F TTXP TRXN TRXP TTXN F TTXP T_LKN T_LKP TRI# TRI F MLK Y MT W LINKLERT# Y MLINK_ W MLINK_ U TLE# TP/PI E TP/PI F TP/PI F TP/PI INTRUER# RMRT# V_ Y RTX Y RTX Y RTRT# INTVRMEN PKR NW U LV F T_RXN T_RXP T_TXN T_TXP T_RXN T_RXP T_TXN T_TXP T_RXN T_RXP T_TXN T_TXP T_RXN T_RXP T_TXN T_TXP K_T_M_N_IH K_T_M_P_IH TRI_IH T_LE R K R K R K R K RMRTJ IH_RTX IH_RTX RTRTJ INTVRMEN PKR T R R R V_Y V_ U R.K RMRTJ K_T_M_N_IH K_T_M_P_IH. R +/-% M_LK_REUME,, M_T_REUME,, K K K INTRUERJ LV RTRTJ PKR, H_LE.uF V, XR, +/-% placed near IE connector R K VRT R K INTRUERJ IH_RTX V_ V_Y IH_RTX R M pf V,NPO, R M RMRTJ, VRT X XTL-.kHz pf V_ R K T_TXP T_TXN T_TXP T_TXN T_RXN T_RXP T_TXP T_TXN T_RXN T_RXP T_TXP T_TXN T_RXN T_RXP T attery Holder T P_IERTJ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_REQ PIE_IOWJ PIE_IORJ PIE_RY PIE_KJ IRQ PIE_ PIE_ PIE_J PIE_LE nf V, XR, +/-% nf V, XR, +/-% T_RXN nf V, XR, +/-% T_RXP nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% nf V, XR, +/-% V_Y R R.K.K VRT N H width mils R K.uF V,YV,+%/-% RTRTJ X Header_X_ (IE).uF V, XR, +/-% T_TXP T_TXN T_RXN T_RXP T_TXP T_TXN T_RXN T_RXP P_IERTJ T_TXP T_TXN T_RXN T_RXP T_TXP T_TXN T_RXN T_RXP PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ PIE_ able detection high: -conductor cable(t ) low: -conductor cable(t /) PIE_ PIE_J RTRTJ R IHR - N T N T N T N T IH_H_PIRTJ R K.uF V,YV,+%/-% FOXONN PE R LI_P ize ocument Number Rev ate: Tuesday, May, heet of

26 UF,,,,, PR,,,,, EVELJ K_M_IH,,,,, IRYJ,,,,, PMEJ,,,, ERRJ,,,,, TOPJ,, LOKJ,,,,, TRYJ,,,,, PERRJ,,,,, FRMEJ,,,,,,,,,,,,,,,, V, XR, +/-% NTJ NTJ NTJ NTJ NTJ NTJ PREQJ PREQJ PREQJ PREQJ PREQJ PREQJ PREQJ INTJ INTJ INTJ INTJ INTEJ INTFJ INTJ INTHJ.uF V, YV, +%/-% V_ORE V_Y.uF V, XR, +/-%.uf.uf U ecoupling near pin place within mils.uf V, XR, +/-% IE ecoupling near pin ~ place within mils T.uF V, XR, +/-% V_Y PR EVELJ V_ORE PIRTJ PLTRTJ IRYJ PMEJ ERRJ TOPJ LOKJ TRYJ PERRJ FRMEJ V_ORE V, XR, +/-% T ecoupling.uf x near pin and.uf near E place within mils IH_PIO_F near pin place within mils V_IH near pin place within mils U IN N EN nf V,XR,+/-%.uF V, XR, +/-% OUT YP MI-.M OT_.uF V, XR, +/-%.uf V, XR, +/-% E R R P J J E J F E F L M F E N L M L M V, XR, +/-% PR EVEL# PILK PIRT# PLTRT# IRY# PME# ERR# TOP# PLOK# TRY# PERR# FRME#.uF U NT_# NT_# NT_# NT_# NT_#_PIO NT_#_PIO NT_#_PIO REQ_# REQ_# REQ_# REQ_# REQ_#_PIO REQ_#_PIO REQ_#_PIO PIRQ# PIRQ# PIRQ# PIRQ# PIRQE#_PIO PIRQF#_PIO PIRQ#_PIO PIRQH#_PIO IH_E Rev. V_.uF U ecoupling near pin place within mils PI ecoupling one near pin ~ one near pin ~H place within mils V_Y V, XR, +/-% _E_ # _E_ # _E_ # _E_ # V_Y V_ E E F F E F E H J K K L H H H M K K L K H J.uF V, XR, +/-% T ecoupling near pin place within mils EJ EJ EJ EJ V_IH near pin place within mils.uf V, XR, +/-% V_ORE V_Y [..] V_ORE L V Y V_ REFV_U.uF V, XR, +/-% place cap. near pin V_Y V_Y EJ,,,,, [..],,,,, EJ,,,,, near pin E EJ,,,,, place within mils EJ,,,,, L R K L uh F L Ohm.uF.uF V, XR, +/-% V, YV, +%/-%.uf V, XR, +/-%.uf V, XR, +/-% nf V,XR,+/-%.uF V, XR, +/-% R.uF V_ORE LR filter V, YV, +%/-% R uf.v,xr,+/-% PI Express filter VREF_U / V_ Power equencing.uf W W REFV V, XR, +/-% VREF / V_Y Power equencing VMIPLL V_ORE F_VTT near one of pins,, place within mils nf V,XR,+/-% V_PE_IH V_PE_IH E.uF.uF uf.uf.v, +/-% EH.uF V, XR, +/-% place cap. near pin V, XR, +/-%.uf V, XR, +/-%.uf caps. near pin F, P, place within mils PIRTJ PLTRTJ V, XR, +/-%.uf V_ORE V_ V_ V_IH.uF cap. near pin place within mils V, XR, +/-% VMIPLL V_ORE V, XR, +/-% REFV V_PE_IH.uF V, XR, +/-% REFV_U placed near the LV pin UF LV V_ UE P F E F F F H H J J K K L L M M N N N N N P P P P R R T T U U V V W W Y Y E E F E E F LV IH_E Rev. V_ VREF_ VREF_ V V VREF_U VMIPLL VTPLL VUPLL V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V U LV UE V_ IH_PLTRTJ, for MH/IO V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V_PU_IO_ V_PU_IO_ V_PU_IO_ U V V V V V V V V V V V V V V V V V V V V V V VU VU VU VU VU VU VU VU VU VU VU VU VU VU VU VU VU VU VU VU VU VU VU VU VRT VU VU VU VU VU E LV L L L L L M M P P T T U U U U U E E E E E F F E E H H J L L M P F U V V W Y E F F F R U V_ U V_ V_ORE F_VTT V_Y V_ VU IH VU IH VU IH LV U LV VRT for T trl./pi/tpm IH PLTRTJ,,, forpi-express x fx IH_FWH_PLTRTJ for FWH E E E E E E E E F F F F F E E E E E F F F F V,XR,+/-% nf IH_E Rev. V,XR,+/-% V Y nf R.K IH_P_PIRTJ,,,,,, Q N V,XR,+/-% for IE H H H J J J J K K K K K L L L L L M M M M M M M M M N N N N N N N N N P P P P P P R R R R R R R R R R R T T T T T T T T T T U U U U U V V V V W W W W Y Y Y Y F E W nf IH_H_PIRTJ IHR - FOXONN PE R ize ocument Number Rev Tuesday, May, ate: heet of

Foxconn Precision Co. Inc. G41M04 Schematic

Foxconn Precision Co. Inc. G41M04 Schematic Foxconn Precision o. Inc. GM Schematic Page Index. Index Page. Topology. Rest Map. lock istribution. Power elivery Map. Power Sequence. LOKGEN. Power / MIS onnectors. VR.-ON NP. V V FS. STRV _UL. LG -.

More information

2007/7/15. DDR2 x 1. DDR2 x 1 SATA1. 4 x SATA150,300 ports SATA2 SATA3 SATA4 IDE X1. USB2.0 8 ports WIFI. BIOS Flash ROM (SPI)

2007/7/15. DDR2 x 1. DDR2 x 1 SATA1. 4 x SATA150,300 ports SATA2 SATA3 SATA4 IDE X1. USB2.0 8 ports WIFI. BIOS Flash ROM (SPI) PI-EX x lot ch udio PI-EX x lot LN THERO RELTEK L PI lot PI lot V PKPL-VM/I PI-EX x PI-EX x PI-EX x zalia V PI U MHz Intel L Pentium (90/nm).Hz PU Intel MH earlake (North ridge) F 00/0/MHz MI U Intel IH

More information

Model Name: 8I945AE-AE Revision 1.1

Model Name: 8I945AE-AE Revision 1.1 Model Name: IE-E Revision. HEET TITLE HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET LOK IRM OM & P MOIFY HITORY P_L_ P_L_ P_L_ P_L_,E,F, MH-LKEPORT_HOT MH-LKEPORT_RII MH-LKEPORT_PI E, MI MH-LKEPORT_INT V

More information

SiS964/ 964L CPU-LGA775. SiS661GX /661FX /648FX/ 648C AGP SLOT DIMM1 VGA DIMM2. PCI Slot 1. PCI Slot 2 LAN PHY. PCI Slot 3. AC'97 Audio Codec IDE 1

SiS964/ 964L CPU-LGA775. SiS661GX /661FX /648FX/ 648C AGP SLOT DIMM1 VGA DIMM2. PCI Slot 1. PCI Slot 2 LAN PHY. PCI Slot 3. AC'97 Audio Codec IDE 1 PU-L Note: o not include the schematic when create netlist. Host us P LOT V P U P U ix /FX /FX/ R RM IMM IMM PI lot PI lot PI lot IE MuTIOL i/ L LN PHY ' udio odec IE TX KEYOR /MOUE FN FN P/ FN ONTROL

More information

Model Name: 965P-DQ6. Revision 1.01F

Model Name: 965P-DQ6. Revision 1.01F Model Name: P-Q HEET TITLE Revision.0F HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET OM & P MOIFY HITORY LOK IRM POWER MP P_L_ P_L_ P_L_ P_L_ MH-ROWTER_HOT MH-ROWTER_RII MH-ROWTER_PI E, MI MH-ROWTER_T V MH-ROWTER_

More information

SCHEMATIC REV. DRAWING NO RELAY CONTROL CHART A A DE N V C L O REVISIONS

SCHEMATIC REV. DRAWING NO RELAY CONTROL CHART A A DE N V C L O REVISIONS THI RWIN I THE PROPERTY OF NLO EVIE IN. IT I NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR UE IN FURNIHIN INFORMTN TO OTHER, OR FOR NY OTHER PURPOE ETRIMENTL TO THE INTERET OF NLO EVIE. THE EQUIPMENT

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

FTDI_SPI_SCLK FTDI_SPI_MOSI FTDI_SPI_CS FTDI_SPI_MISO FTDI_SPI_SCLK FTDI_SPI_MOSI FTDI_SPI_MISO FTDI_SPI_CS FTDI_GPIO2 3V3_USB FTDI_SPI_SCLK

FTDI_SPI_SCLK FTDI_SPI_MOSI FTDI_SPI_CS FTDI_SPI_MISO FTDI_SPI_SCLK FTDI_SPI_MOSI FTDI_SPI_MISO FTDI_SPI_CS FTDI_GPIO2 3V3_USB FTDI_SPI_SCLK IOLTION RRIER P POWER-OMIN NI NI IO-LINK POWER-OMIN NI HEET OF MXREFE MXREFE# //..K U MXTT+.UF FTHQ FTI_PI_MIO R.UF LE ML-PPT FT_M FT_P K VV MHZ U UF VU K V_U FTI_PI_MIO FTI_PI_ FTI_PI_MOI

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

20-JUNE-14 SCHEMATIC HSC REV. DRAWING NO.

20-JUNE-14 SCHEMATIC HSC REV. DRAWING NO. THI RWING I THE PROPERTY OF NLOG EVIE IN. IT I NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR UE IN FURNIHING INFORMTION TO OTHER, OR FOR NY OTHER PURPOE ETRIMTL TO THE INTERET OF NLOG EVIE. THE EQUIPMT

More information

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT

More information

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev.

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev. nrf0-mk V.0 n Open-Source, Micro evelopment Kit for IoT pplications using the nrf0 So Revision History Function escription Page Rev. escription Title Sheet V.0 The First Release Power Supply US.0 Hub PLink

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM MU LE POWER STGE MU MX LI LI_TX LI_RX THERMISTOR- MX_RX MX_TX MX_E MX_/RE EN_ EN_ EN_ EN _ V LE Power Stage LE POWER STGE LE+ LE- LE+ LE- R R 0 J 0 Way 0 LI_TX LI_RX MX_RX MX_TX MX_E MX_/RE V LE Power

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

FS-1100A Page # Description Of Page

FS-1100A Page # Description Of Page F-00 ision escription Of hanges ate (M--Y) Phase R0. modify mm reset circuit (page ) 0-0-00. add PI bit function (page,, ). increase V power bypass cap (page 0, ). modify FN speed sensor circuit (page

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1 SI_x_NLG_H_[:] P P SI_x_SPI_MISO SI_x_SPI_MOSI SI_x_SPI_LK SI_x_SPI_S FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_

More information

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N ate: //00 heet of File: :\User\..\MFO.choc rawn y: NIN_P NIN_N NOUT_P NOUT_N N_N N_P LE OLK_P OLK_N NTROUT_P NTROUT_N IN_P LK_P LK_N NV_P IN_N NV_N VO MFO.choc TK TI TO TK TI TO LK _IN ONE HWP INIT_ M

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

On Board Device: Main Memory: Dual-channel DDR-II * 4 (Max 8GB) Expansion Slots: PCI EXPRESS X16 SLOT *2 PCI EXPRESS X1 SLOT * 1 PCI SLOT * 2

On Board Device: Main Memory: Dual-channel DDR-II * 4 (Max 8GB) Expansion Slots: PCI EXPRESS X16 SLOT *2 PCI EXPRESS X1 SLOT * 1 PCI SLOT * 2 ONTENT over, lock diagram Intel L PU HEET - - TX Version:. NVII R IMM,,, R Terminations NVII R0 NVII MP PI lot & - - - - PU: Intel Pentium edar Mill / Prescott, Pentium mithfield / Presler and onroe /

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3 MU THERMISTOR- MU LI_RX LI_TX LI_RX LI_TX MX_TX MX_RX MX_/RE MX_E MX_TX MX_RX MX_/RE MX_E MX_LI +.V_MU R 0K R 0K R R R R LE_POWER_STGE - Out GN J LE- -V LE Power Stage LE_POWER_STGE - Out GN J LE- -V LE

More information

ADMtek Incorporated Title EASY 5120P-ATA Size Document Number Rev Top Schematics 1.1.2

ADMtek Incorporated Title EASY 5120P-ATA Size Document Number Rev Top Schematics 1.1.2 _PE_TQFP _PEEL_G LI- - RJ- connectors ( for FX ) P - RJ- connectors ( for FXO ) V V IT_P RELY FXO IO IO IO IO P N IT_P FXO RELY P V N P V N IT IL IT IT_P RELY P N FXO P N IT IL IO IT IO IO VM IO _LI-_PE_TQFP

More information

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia MicroL MicroLon.Sch Timers_nalog Timers_nalog.Sch IO ufferingsch IO uffering.sch Power Supply Power Supply.Sch Mitsubishi ackplane oard ate: THE UNIVERSITY OF NEWSTLE University rive allaghan NSW 0 ustralia

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation Inventec orporation R& ivision oard name : Mother oard chematic Project : Z (anta Rosa) Version : 0. Initial ate : March 0, 00 Inventec orporation F, No., ection, Zhongyang outh Road eitou istrict, Taipei

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

F8V L80V N80V N81 Montevina Block Diagram

F8V L80V N80V N81 Montevina Block Diagram FV L0V N0V N Montevina lock iagram _IN & T ON PE 0 Penryn W & LE PE HMI RT PE PE LV & INV PE INTERNL KEYOR TOUH P PE IR IO PI ROM MI IN HP&PIF OUT OPMP PE Internal MI ON PE PE PE 0 V aughter PE FVa: M

More information

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP.

C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP. 0 00_00_000 LOK iagram HITORY Power equence LKEN-ILPRLF-T N-_ N-_ N-_ N-_ N-_ 0 L- L- L- L- RII_-IMMs RII_-Termination MXM Interface MXM Power & N NIO_-LV & Inverter NIO_-RT 0 NIO_-VIEO NIO_-HMI onnector

More information

+3.3V PRE_EMPH_0 DIST_GAIN_1 -JTAG_EMU JTAG_TMS -JTAG_TRST JTAG_TCLK JTAG_TDO PA_MUTE JTAG_TDI TCK TRST EMU VDDEXT1 TMS ADSP21375 GND31 GND7 GND32

+3.3V PRE_EMPH_0 DIST_GAIN_1 -JTAG_EMU JTAG_TMS -JTAG_TRST JTAG_TCLK JTAG_TDO PA_MUTE JTAG_TDI TCK TRST EMU VDDEXT1 TMS ADSP21375 GND31 GND7 GND32 REV Eng ate: Revision escription C E F ECN# JT_TI JT_TO JT_TRT JT_TCLK JT_TM JT_EMU P_MUTE PRE_EMPH_0 IT_IN_.V 0 9 9 0 9 9 0 9 90 0.V C 0 9 0 0 0 9 9 0 9 REET 0 C C C0 C C9 HEET INEX ECRIPTION URT_TX R.V

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2 INPUT V INPUT V PGE PGE OMMUNITIONS OMMUNITIONS PGE INPUT V INPUT V PGE INPUT V INPUT V PGE POWER ISTRIUTION POWER ISTRIUTION PGE INPUT V INPUT V PGE LOK ISTRIUTION LOK ISTRIUTION PGE USF USF.prj 0th ve.

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

Note Division P1 P2 P3 P4 P5 P6 P7 P8 P1 P2 P3 P4 P5 P6 P7 P8 NOTEDIV1 NOTEDIV2 KEYBOARD_VOLTAGE VCF_IN LFO_IN FILTER_ENVELOPE. Filter.

Note Division P1 P2 P3 P4 P5 P6 P7 P8 P1 P2 P3 P4 P5 P6 P7 P8 NOTEDIV1 NOTEDIV2 KEYBOARD_VOLTAGE VCF_IN LFO_IN FILTER_ENVELOPE. Filter. Jasper 0 EP Wasp Synthesiser lone Keyboard V_ENV_TRIG keyboard.sch N0 N N N N N Note ecoder N0 N N N Noteecoder.sch P P P P P P P P Note ivision P P P P P P P P NOTEIV GLIE_ GLIE_ Waveform Generators KEYOR_VOLTGE

More information

Scalar Diagram & C.B.A

Scalar Diagram & C.B.A XLFH LC C _0.U Z A A U I/O I/O VGA_PC_V V I/O I/O AZC-0 RAI L Z0 R F C 0.0U V RE RE VGA_CL VGA_A R F R F R F R F R F R _ F C _.P C R 0 C 0.0U V AI- RE-.V VGA_PC_V C C R 00 J R 00 J HY R R K J Q VGA_WP

More information

XO2 DPHY RX Resistor Networks

XO2 DPHY RX Resistor Networks PHY_0_P_RX PHY_0_N_RX [] [] R R LP_0_P_RX HS_0_P_RX HS_0_N_RX LP_0_N_RX PHY_LK0_P_RX PHY_LK0_N_RX PHY_LK_P_RX PHY_LK_N_RX [] [] [] [] R R6 R8 R0 LP_LK0_P_RX HS_LK0_P_RX HS_LK0_N_RX LP_LK0_N_RX LP_LK_P_RX

More information

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

Wattkins.com Universal PCB

Wattkins.com Universal PCB J imple elf plit IN- M R K R 00K X V- 0.0uF V- M- ne tack The simple low loss Tweed ne ontrol is used to provide minimal signal attenuation..00uf 0pF ne M- IN- elf plit PI The simplest PI There isn t one!

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

U1-1 R5F72115D160FPV

U1-1 R5F72115D160FPV pf R NF_ X MHz, pf ON_XTL ON_EXTL R R NF_,,,, R NF_ R NF_ R R,,,, M M M_LK M_LK SEMn TI TMS TK TRSTn K R K R K R K R EXTL XTL M M M_LK M_LK TESTM SEMn TI TMS_WTX TK_WSK TRSTn_WRX U- RFFPV VREF VREFVSS

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

MS Last Schematic Update Date: 11/06/2002

MS Last Schematic Update Date: 11/06/2002 over heet lock iagram MIN LOK EN & IE ONNETOR mp- INTEL PU ockets INTEL rookdale- /L MH R LOT R TERMINTOR INTEL IH H00 & VI TV OUT PI LOT / FWH U PORT LP I/O(Ms LPM) OM & LPT & F & FN K / M ONNETOR / POV

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13 Table of ontents Title lock iagram KEZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Initial raft Revisions. Remove Motor ontrol onnector J. Remap J, J, J, J pinout. dd one series resister

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5. lock iagram I R Select I/SPI Mode Select MLK Source ommunication PG. US to I/SPI IS Signals PG. nalog Inputs PG. IS Interface Line-In / Microphone nalog Outputs PG. Headphone SGTL PG. igital Header P PSI

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0] STTTW STTLKW POW[:0] PTW[:0] SYNHW PLKW Sheet_ STTTS STTLKS POS[:0] PTS[:0] SYNHS PLKS Sheet_ Spareates PLKS SYNHS PTS[:0] POS[:0] STTLKS STTTS MLKS MTS Sheet_ PLKW PLKS SYNHW SYNHS PTW[:0] PTS[:0] POW[:0]

More information

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND TP RN V_ORE N_ N TP LKORY_ N_ LKORY S S_ TP RE TP LU EUT_ VP SLK SLK V V_E VIOLET TP VP XTL XTL R LKORY_ RN R TP LKORY_ N_ TP LKORY_ N_ LKORY S S_ RE TP LU EUT_ TP VP SLK V V_E VIOLET TP VP XTL XTL RN

More information

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M Project Name :IIx Platform : eleron + 0 + Park + IHM PE..... PU... 0_FF. 0...... -IHM.... 0.......... 0....... POWER... 0. ONTENT INEX YTEM LOK IRM POWER IRM & EQUENE Power on equence iagram PU Penryn

More information

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2 --00_: RV;E,F,G,H,J,K,L,M,N,P,R V;H,H,J,J,K,K,L,L,M,M,N,N,P,P V;,,,,,,,E,E,F,F,G,G SMOE MOE S EXP EXP EXP0 HIPI HIIPI HIPI HIPI0 EXTFILTER GN_ GN_0 IN- IN+ EN- EN+ VREF V_ES N RY PLK PULK LK SYN SYN SYN

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n tr t d n R th

4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n tr t d n R th n r t d n 20 2 :24 T P bl D n, l d t z d http:.h th tr t. r pd l 4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

MS-6507E ERP BOM E-01S E E-02S E E-XXX. Function Description. Version /19/2002 Update

MS-6507E ERP BOM E-01S E E-02S E E-XXX. Function Description. Version /19/2002 Update M-E Version. // Update NTEL (R) rookdale-e hipset Willamette/Northwood pin mp- Processor chematics PU: Willamette/Northwood mp- Processor ystem rookdale-e hipset: NTEL MH (North ridge) NTEL H (outh ridge)

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

PCnet-FAST+ Am79C PQFP

PCnet-FAST+ Am79C PQFP NOTE: Place bypass caps close to power pins. EEPROM Pnet-FST+ m 0 PFP EEPROM Revision ate rawn omments 0 S Initial Release. NetPHY-LP LT Reference esign 0// S // // RF NetPHY-LP_LT_ Wednesday, ugust, NetPHY-LP

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

Renesas Starter Kit for RL78/G13 CPU Board Schematics

Renesas Starter Kit for RL78/G13 CPU Board Schematics Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port

More information

n r t d n :4 T P bl D n, l d t z d th tr t. r pd l

n r t d n :4 T P bl D n, l d t z d   th tr t. r pd l n r t d n 20 20 :4 T P bl D n, l d t z d http:.h th tr t. r pd l 2 0 x pt n f t v t, f f d, b th n nd th P r n h h, th r h v n t b n p d f r nt r. Th t v v d pr n, h v r, p n th pl v t r, d b p t r b R

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset Revision History / ORIINL RELEE Model : MEI Mobile othan with INTEL M / IH-M hipset P INEX P YTEM LOK IRM P POWER IRM & EQUENE P PIO & POWER ONUMPTION P PU anias/othan-/ P PU anias/othan-/ P LOK EN I P

More information

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N NOTES: ISION LOK. Unless otherwise stated: Resistors are mw, % tolerance. apacitors are V, % tolerance.... J Port and Net Name scopes for this project are: Port NOT Global (connected via Sheet Symbols)

More information

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector.

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE - Power us and Switches

More information

SNRgain ( d) log( Oversample Ratio) REVISIONS REV ESCRIPTION TE PPROVE VRV+ LU POWER SUPPLIES FPG SUPPLIES NLOG SUPPLIES R LO JUSTE TO.V PRZ-R U V REGULTES FPG VIO SUPPLIES TO.V P VIO -V GN +V +V -V

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

Th pr nt n f r n th f ft nth nt r b R b rt Pr t r. Pr t r, R b rt, b. 868. xf rd : Pr nt d f r th B bl r ph l t t th xf rd n v r t Pr, 00. http://hdl.handle.net/2027/nyp.33433006349173 P bl D n n th n

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

F80Q SCHEMATIC Revision 2.00

F80Q SCHEMATIC Revision 2.00 F0Q HMTI Revision.00 P 0 0 0 0 ontent YTM P RF. PU-Penryn() PU-Penryn() PU P, Thermal enor LOK N._ILPRLF N_-0L ()--PU N_-0L ()--R/P N_-0L ()--R bus N_-0L ()--POWR N_-0L ()--POWR N_-0L ()--/trapping R O-IMM_0

More information

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND R White R Red _TX_Q_P J 0-0 0 _TX_I_P _TX_I_N _TX_Q_P _TX_Q_N L _TX_I_P _TX_I_N.R -d ttenuator.r.r 00pF_0V JP SM _TX_Q_P _TX_Q_N _TX_Q_P _TX_Q_N GN VV VV VV_TX VV VV VV_TX Modulator L L PowerSupply J POWER

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

MS(6772) Intel (R) Springdale (GMCH) + ICH5 Chipset Intel Northwood & Prescott mpga478b Processor

MS(6772) Intel (R) Springdale (GMCH) + ICH5 Chipset Intel Northwood & Prescott mpga478b Processor over heet lock iagram PO ntel mp PU - ignals ntel mp PU - Power ntel pringdale - Host ignals M() ntel (R) pringdale (MH) H hipset ntel Northwood & Prescott mp Processor PU: ntel Northwood/Prescott Version

More information

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5 ate: may 0 Kiad.... ize: Id: / RPIVR alarm v. File: rpialarm.sch heet: / pittnerovi.com P0 P P 0 P0 PI VR_ IRQ IRQ VR_ V R0 00k RFM_IRQ PWM LOOP LOOP0 comm comm.sch 00uF/.V R0 00k V VR_ K VR_ V V RT P0

More information

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O THIS RWING IS THE PROPERTY OF NLOG EVIES IN. IT IS NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR USE IN FURNISHING INFORMTION TO OTHERS, OR FOR NY OTHER PURPOSE ETRIMENTL TO THE INTERESTS OF NLOG EVIES.

More information

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n R P RT F TH PR D NT N N TR T F R N V R T F NN T V D 0 0 : R PR P R JT..P.. D 2 PR L 8 8 J PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D.. 20 00 D r r. Pr d nt: n J n r f th r d t r v th

More information

RF_3_SHUTD_0 RF_4_SHUTD_0 RF_3_SHUTD_1 RF_4_SHUTD_1 RF_3_GPIO_2 RF_4_GPIO_2 RF_3_GPIO_3 RF_I2C_SDA RF_I2C_SCL RF_4_GPIO_3 RF_1_SHUTD_0 PORT_EXP

RF_3_SHUTD_0 RF_4_SHUTD_0 RF_3_SHUTD_1 RF_4_SHUTD_1 RF_3_GPIO_2 RF_4_GPIO_2 RF_3_GPIO_3 RF_I2C_SDA RF_I2C_SCL RF_4_GPIO_3 RF_1_SHUTD_0 PORT_EXP R HUT_0 R HUT_0 R HUT_ R HUT_ R PIO_ R PIO_ R PIO_ R PIO_ R HUT_0 R HUT_0 R HUT_ R HUT_ R PIO_ R_IO_[0:] R PIO_ E_T_TO_E_RT E_T_TO_E_RT MVRK_E MO_EL MVRK_E MO_EL E_RT_TO_E_T MVRK_E MO_EL MVRK_E MO_EL E_RT_TO_E_T

More information

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD fb_inj fb_inj JS0 JS JS U JS Vsyn JS V PT/K 0 VSS PT/K GMXF- GMXF PT/K OS- JS OS PT/K OS- OS PT/K Squirt- RST PT/K ccel- PT0 PT/K Idle- JS Warmup- PT PT0/K0 FP- PT VSS 0 PT V TX- PT PT/ 0 JS JS0 RX- PT0/Tx

More information

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E 0 0 0 0 0 0 0 lock iagram ystem etting * PU-YONH(HOT) PU-YONH(PWR) * N-PM(HOT) * U ONN * I ROM * LE * R Mx x Option PU YONH MEROM W W LOK EN I 0 FJr 0 0 0 N-PM(MI & F) N-PM(RPHI) N-PM(R) N-PM(PWR) 0 &

More information

Model Name: 965P-S3. Revision 3.3

Model Name: 965P-S3. Revision 3.3 Model Name: P- HEET TITE Revision. HEET TITE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET OM & P MOIFY HITORY OK IRM POWER MP P P P P MH-ROWTER_HOT MH-ROWTER_RII MH-ROWTER_PI E, MI MH-ROWTER_T V MH-ROWTER_ MH-ROWTER_PWR

More information

Model Name: 965P-S3. Revision 3.3

Model Name: 965P-S3. Revision 3.3 HEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: P- TITE Revision. HEET TITE OVER HEET OM & P MOIFY HITORY OK IRM POWER MP 0 ZI UIO JK VORE PWM I IRETE POWER P P P P MH-ROWTER_HOT MH-ROWTER_RII MH-ROWTER_PI E, MI

More information

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE -0 Power us and Switches V OR V JK RIK VINT VINT JK

More information

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF. POWER_KEY POWER_OFF US_IN WKEUP H_ET HG_STTUS PLYKEY +VRT VT VUS +VRT LI_.V LI_.V VUS VT VTT VTT VTT +V +V +V +V VTT V +V T uf uf R k R k uf uf R k R k VIN VOUT U XPM U XPM Vbat ON ON ON ON KW ON/OFF KW

More information

MS(6788) Version 10A. CPU: Intel Northwood. System Chipset: Intel Breeds Hill - GMCH (North Bridge) Intel ICH5 (South Bridge)

MS(6788) Version 10A. CPU: Intel Northwood. System Chipset: Intel Breeds Hill - GMCH (North Bridge) Intel ICH5 (South Bridge) over heet lock iagram PO ntel mp PU - ignals ntel mp PU - Power ntel reeds Hill - Host ignals M() ntel (R) reeds Hill (MH) H hipset ntel Northwood mp Processor PU: ntel Northwood Version ntel reeds Hill

More information

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802.

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802. Y lock iagram INPUT OUTPUT R LK N. IT V / MHz, R / MHz INT.PKR RJ MOM M ard H 0 ROM 0 Mobile PU Yonah eleron M, T PT HOT U 00//MHz alistoga,,, MINI U TXFM Phone lue-tooth OM LPT U x port U P RT PORT PORT

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA

SYMETRIX INC th Avenue West Lynnwood, WA USA ENE MI J XLR-FEMLE NOTE: ENE MI R K00 R K00 J (h ) isables phantom power for all mics. Remove R and/or R to disable phantom power for ense Mic and/or only. J XLR-FEMLE NP NP 0 NP R K00 R K00 NP R 0 NP

More information

Channel V/F Converter

Channel V/F Converter 00 Wesbrook Mall Vancouver,.., anada VT - 0 -Nov-000 :: H:\0\sheet_.SH wg. No.: ate: File: Revision: Sheet of Time: 0 hannel V/F onverter wg List: rawn y: P. ennett isk: 0 0 0 J IN+ IN- IN+ IN- IN+ IN-

More information

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th n r t d n 20 0 : T P bl D n, l d t z d http:.h th tr t. r pd l 46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l

More information

MS-6719 Ver:1.0. MEDION ****** Ver:0B

MS-6719 Ver:1.0. MEDION ****** Ver:0B MI VRM.x M- Ver:. MEION ****** Ver: INTEL ocket ommand ddress U ata U PU lock R IMM Terminator PU: Pentium socket- Processor ystem hipset: I(N) I() On oard Function hip: LP I/O-WHF IEEE ERE-FW LN-Realtek

More information