F80Q SCHEMATIC Revision 2.00

Size: px
Start display at page:

Download "F80Q SCHEMATIC Revision 2.00"

Transcription

1 F0Q HMTI Revision.00 P ontent YTM P RF. PU-Penryn() PU-Penryn() PU P, Thermal enor LOK N._ILPRLF N_-0L ()--PU N_-0L ()--R/P N_-0L ()--R bus N_-0L ()--POWR N_-0L ()--POWR N_-0L ()--/trapping R O-IMM_0 R O-IMM_ R R TRMINTION LV & INVRTR ONN RT conn. M,HMI conn. PI---MINI R--()_WLN /T,F/P,T/P& TPM TO ONN(M) H & -ROM ONN U PORT _-IHM--()-PU,I,UIO _-IHM--()-PI,PI-,U _-IHM--()-PIO _-IHM--()-PWR/ PI---LN_RTL0 TRNFORMR ROON MPTY NWR -IT I ROM & K R RR_U IHR Instant Key Ls ZLI-L UIO-MPLIFIR MIROPHON MPTY MPTY MPTY RW HOL P ontent & T IN History() History() POWR P RF. 0_POWR_VOR _POWR_YTM _POWR_I/O_.V &.0V _POWR_I/O_R & VTT _POWR_I/O_.V _POWR_V_OR &.VO _POWR_VFX _POWR_HUTOWN# _POWR_HRR _POWR_PI(mpty) 0_POWR_PROTT _POWR_LO WITH _POWR_PROTT _POWR_INL _POWR_FLOWHRT UTeK OMPUTR IN ize Project Name Rev ustom F0L P RF. H Lin ate: Friday, May, 00 heet of.00

2 TTRY TYP F0Q LOK IRM Internal IO ON with able for M P P TP ON M ON T ON INVRTR ON LV ON PKR INT. MI ON PU P.0~P.0... P P.0 RT M_U U x P. /T P. U.0 T U T U Penryn HOT U F MHz NOTHRI NTI.V 0.V P.~P. Part Number: Part Name & pec:. TPM () INTL PM QT Q POWR QN THRML NOR (MX) P.0 IN ON P. LV & INV ON P. RT ON P. amera P. F/P P. U P. O lave P. TPM onnector P. PI ROM M P. T H P. IT P. INTRNL KYOR P. LP, MHz P.0~P. IH-M MI Interface P.~P. zalia L0 P.0 PI XPR X Z R /00 OIMM X R P/R P. UIO MP TP0 P. R RM /00MHz Part Number: Part Name & pec:. IHM () INTL QT0 M ON... LN 0/00 MINI R NWR RTL0 WLN P. P.0 P. LOK N. ILPRLF-T P.0 RJ,RJ ON P.0 MI_IN HP IN RT FN ON. UTeK OMPUTR IN ize Project Name Rev ustom F0Q MINI R Robson P. & T ON P. LOK IRM Xinghua_hen ate: Friday, May, 00 heet of.00

3 -IT PIO TTIN Pin ignal Name PWR_L_UP# 0 P 0 Pin Name PWM0/P0 PWM/P PWM/P PWM/P PWM/P PI PI PI RX/P0 TX/P P TMRI0/WUI/P P TMRI/WUI/P KKOUT/P RI#/WUI0/P0 RI#/WUI/P INT/P TH0/P /P0 /P /P /P PWRW/P WUI/P LPP#/WUI/P H_L_UP# TL_# L_L_PWM FN_PWM VU_ RF_ON_W# PWRLIMIT# PM_U# L_KOFF# VU_ON U_# PU_VRON PWR_W# T_IN_O# LI_# Type O O O LL_Y_PWR PUPWR_ O H_N# O PRH O PM_RMRT# O PM_PWRTN# O _IN_O# I OP_# O T_IN_O# I FN0_TH U_# I I O O O O O I O I I I Pin Pin Name IHM_PIO Pin. PIO 00 PIO 0 PIO [:] PIO 0 PIO 0 PIO 0 PIO 0 PIO 0 ignal Name Type Use s ignal Name i PI PM_MUY# i 0 PI T_T# i H-Z PI PI_INT[H:]# i 0 PO IO_R_?_(TP) i 0 PO 0_L_N i PI XTMI# i H-Z PO LN_WOL_N_?_(TP) i PO RT#_NWR efault _ RT# M_U R : M-us evice lock enerator H-Z LRT# RQ# P PM_U# I PIO Nat. H-Z Native M_LRT# VU MLRT# PIO Nat. PI_NT# V NT# 0 PH0 PM_LKRUN# PIO i PI K_I# VU LN_OK# PIO Nat. PI_RQ# V RQ# 0 PH T_LRN O PIO Nat. PI N/ VU NRY_TT PIO Nat. PI_NT# V NT# 0 PH NUM_L# O PIO i H-Z PI N/ VU NTTT PH P_L# O PIO Nat. Native TP_PI# VU TP_PI#, No-PIO, in Mobile PLK/PF MRTHON# I PIO Nat. 0 Native PM_PRLPVR V PRLPVR 0 PLK/PF TP_LK O PIO i PO WLN_ON# V TH0 0 PT/PF TP_T I/0 PIO O freq PO N/ V N/ MLK0/P M0_LK O K PIO i PO PU_LT V TP MT0P M0_T I/O PIO 0 O PO T_L_N V N/ MLK/P M_LK I PIO i PI PP#_T V T0P 0 MT/P M_T I/O PIO i PI N/ V LOK PF THRO_PU O PIO Nat. Native N/ V LRQ# PJ0 _LK_N O PIO O H-Z PO MK_PIRT VU LPIO0(MM_L), Not leared by Fh RT event. PJ IH_PWROK O PIO Nat. Native TP_PU# V TP_PU#, No-PIO, in Mobile PJ TL_P# O PIO Nat. PO PP_N VU _TT# P PLT_RT_UF# I PIO O 0 PO T_ON# VU QRT_TT0 P XT_I# O PIO O 0 PO _#_?_(TP) VU QRT_TT P XTMI# O PIO Nat. Native U_O# VU O# P 0T O PIO 0 Nat. Native U_O# VU O# P RIN# O PIO Nat. Native U_O# VU O# PIO O 0 Native PM_LKRUN# V LKRUN#, No-PIO, in Mobile PIO O PO N/ V H_OK_N# PIO O 0 PO N/ V H_OK_RT# PIO O 0 PO TLKRQ#_?_(TP) V TLKRQ# PIO i PO MIL_L#_?_(TP) V TP chematic Info. PIO i 0 PI P_I0 V TP UTeK OMPUTR IN H Lin ize Project Name Rev PIO i PI P_I V LO ustom F0L.00 ate: Friday, May, 00 heet of O-IMM 0 O-IMM Thermal ensor( MX) Power V V V V V VU VU VU Mux M_UY# TH PIRQ[H:]# TH TH N/ WOL_N M-us ddress 000x ( ) 00000x ( 0 ) 0000x ( ) 0000x ( ) Pin Use s ignal Name Power Mux efault _ RT# PIO i PI P_I V TOUT0 PIO [0:] Nat. Native U_O[:]# VU O[:]# PIO [:] n/a N/ N/ N/ No implement PIO PIO i Nat. Native Native H_PWR V VOR TOUT PUPWR PIO 0 Nat. Native PI_RQ# V RQ# PIO Nat. Native PI_NT# V NT# PIO Nat. Native PI_RQ# V Native Native Native

4 VP act as input VRTT [] PWRLMT# Q00 N00 THRO_PU [] [] H_#[:0] H_#[:0] [] H_#[:] [] H_T#0 [] H_RQ#[:0] [] H_#[:] T0 [] H_T# [] H_0M# [] H_FRR# [] H_INN# [] H_TPLK# [] H_INTR [] H_NMI [] H_MI# T00 T00 T0 T0 T0 T0 T0 T0 T0 T0 H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_RQ#0 H_RQ# H_RQ# H_RQ# H_RQ# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# efault trapping When Not Used XP_PM# R00.Ohm % H_PRQ# R00.Ohm % H_TI R0.Ohm % H_TO R0.Ohm % H_TM R0.Ohm % H_R# R0 KOhm % H_TK R0.Ohm % H_TRT# R0.Ohm % VP V H_R#0 H_R# H_R# PWRLMT# H_# [] H_NR# [] H_PRI# [] XP_PM#0 T0 XP_PM# XP_PM# T0 XP_PM# T0 H_PRY# T0 H_PRQ# H_TK H_TI H_TO H_TM T0 H_TRT# H_R# T0 [] ITP_LK# [,,,0,,] L_ H_FR# [] H_RY# [] H_Y# [] H_RQ#0 [] H_INIT# [] H_LOK# [] H_PURT# [] H_R#0 [] H_R# [] H_R# [] H_TRY# [] H_HIT# [] H_HITM# [] PU_THRM_ [] PU_THRM_ [] PM_THRMTRIP# [] T00 LK_PU_LK [] LK_PU_LK# [] T00 VP ITP_YRT# H_TK H_TO XP_PM#0 XP_PM# H_PRY# PU_PWR_ T0 T00 Q0 N00 VP [] H_TN#0 [] H_TP#0 [] H_INV#0 [] H_TN# [] H_TP# [] H_INV# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# TL_RF H_OMP0 R0 % KOhm OMP[0] R R00 TLRF.Ohm % H_OMP R0 % KOhm TT MI OMP[] U R00.Ohm % H_OMP R00.Ohm % R00 T00 TT OMP[] H_OMP R00.Ohm % 00 KOhm TT OMP[] Y F 0.UF/0V % 00 T00 TT F H_PRTP# [,,] 0.UF/0V T00 TT PRTP# H_PLP# [] TT PLP# PWR# H_PWR# [] [] PU_L0 L[0] PWROO H_PWR [] [] PU_L L[] LP# H_PULP# [] [] PU_L L[] PI# PM_PI# [] Zo= ohm, 0." max OKT T00 for TLRF LK F L L L0 T00 T00 L H H L H L VP R00 Ohm T0 T0 U00 J []# # L []# NR# L []# PRI# K []# M []# FR# N []# RY# J []# Y# N [0]# P []# R0# P []# L []# IRR# P []# INIT# P []# R []# LOK# M T[0]# RT# K RQ[0]# R[0]# H RQ[]# R[]# K RQ[]# R[]# J RQ[]# TRY# L RQ[]# HIT# Y []# HITM# U []# R []# PM[0]# W [0]# PM[]# U []# PM[]# Y []# PM[]# U []# PRY# R []# PRQ# T []# TK T []# TI W []# TO W []# TM Y []# TRT# U [0]# R# V []# W []# []# THRML []# []# PROHOT# V T[]# THRM THRM 0M# FRR# THRMTRIP# INN# R ROUP 0 R ROUP TPLK# LINT0 LINT MI# M RV N RV T RV V RV RV RV RV RV RV F RV0 IH RRV OKT XP/ITP INL ONTROL H LK LK[0] LK[] H H F F 0 H_IRR# R00 H F F 0 Ohm R00 KOhm % ITP I I I I FP_ON_0P 0 L L L ITP_PURT# H_TM H_TI XP_PM# XP_PM# H_PRQ# H_TRT# U00 [0]# F []# []# []# F []# []# []# []# K []# []# J [0]# J []# H []# F []# K []# H []# J TN[0]# H TP[0]# H INV[0]# N []# K []# P []# R []# L [0]# M []# L []# M []# P []# P []# P []# T []# R []# L []# T [0]# N []# L TN[]# M TP[]# N INV[]# ITP_LK [] T RP T RP 0 _ [,,,0,,] R0 []# Y []# []# V []# V []# V []# T []# U []# U [0]# Y []# W []# Y []# W []# W []# []# []# TN[]# Y TP[]# INV[]# U T RP []# []# [0]# []# []# []# []# 0 []# []# F []# []# []# [0]# []# []# F []# TN[]# TP[]# F INV[]# 0 T RP VP R0 Ohm PURT# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# [,] PM_IH_PWROK H_TN# [] H_TP# [] H_INV# [] H_TN# [] H_TP# [] H_INV# [] H_PURT# H_PWR UTeK OMPUTR IN PURT# PU_PWR_ ITP_YRT# ize Project Name Rev ustom F0Q omp0, connect with Zo=. ohm, make trace length shorter than 0.". omp, connect with Z0= ohm, make trace length shorter than 0.". Penryn PU () Xinghua_chen ate: Friday, May, 00 heet of U00 L_JUMP U00 U00 L_JUMP L_JUMP.00

5 VOR U00 V V V V 0 V V0 V V V V V V V V V V 0 V V V0 V V V 0 V V V V0 V V V V V V V V 0 V V V V 0 V0 V V V V V V V0 V V V V V V 0 V V V V V V V0 V V V V V V V00 V 0 V VP V VP V VP V VP V VP V0 VP 0 V VP F V VP F V VP F0 V VP0 F V VP F V VP F V VP F V VP F V VP F0 V0 VP V V V 0 V V V V VI[0] V VI[] V VI[] V VI[] 0 V VI[] V0 VI[] 0 V VI[] 0 V V V VN V V V VN OKT F F0 F F F F F F0 V J K M J K M N N R R T T V W F F F F Max: VOR Max:. VP Max: 0m R00 R00 R00 R00 R00 R00 R00 V_PU_ V_PU 0 m R UF/V 00 0UF/.V VR_VI0 [] VR_VI [] VR_VI [] VR_VI [] VR_VI [] VR_VI [] VR_VI [].V VN [] VN [] To Power R0. Item For Power VN, VN trace at. ohm with 0 mils spacing. Place PU and P within " of PU. U00 V V V V V V V F V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V F V F V F V F V F V F V F V0 F V F V V V V V H V H V H V H V0 J V J V J V J V K V K V K V K V L V L V0 L V L V M V M V M V M V N V N V N V N V0 P V OKT V V V V V V V V V0 V V V V V V V V V V00 V0 V0 V0 V0 V0 V0 V0 V0 V0 V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V P P P R R R R T T T T U U U U V V V V W W W W Y Y Y Y F F F F F F F F UTeK OMPUTR IN ize Project Name Rev ustom F0Q Penryn PU () Xinghua_hen ate: Friday, May, 00 heet of.00

6 VOR Place on L/L, upper/lower side of inside socket. according intel layout suggestion. for Penryn VP VP ecoupling apacitor (Place near PU) 0 0UF/.V 0 0.UF/V XR 00 0.UF/V XR 0 0.UF/V XR 0 0.UF/V XR 0 0.UF/V XR 0 0.UF/V XR 0 0UF/.V 0 0UF/.V 0 0UF/.V 0 0UF/.V 0 0UF/.V 0 0UF/.V 00 0UF/.V 0 0UF/.V 00 0UF/.V ecoupling guide from INTL 0 0UF/.V 0 0UF/.V 00 0UF/.V 0 0UF/.V 0 0UF/.V VOR uf/0v * pcs 0uF/V * pcs VP 0.uF * pcs for PU 0uF * pcs for PU Optimize it!_00 V IH_THRMTRIP# [] M_LK M_T VP V [] [] Thermal ensor M_LK M_T THRM_LRT#_PU 00 00PF/0V NO. FVa R V O#O THRM_LRT#_PU R00 0KOhm [] PM_THRMTRIP# [] MH_THRMTRIP# [,,] PLT_RT# PU_THRM_ [] PU_THRM_ [] O#_O [] V ub-y=fn V_FN Q00 PM U V_FN R0. Item 00 T R0 0KOhm V_FN nable: Turn OFF system To (Internal Pull Hi) R0. Item To 00 0UF/.V 00 0UF/.V 00 0UF/.V 00 0UF/.V 0 0UF/.V 0 0UF/.V 0 0UF/.V 0 0UF/.V 00 00UF/.V 00 0UF/.V 00 0UF/.V 0 0UF/.V 00 0UF/.V 0 0UF/.V 0 0UF/.V 00 0UF/.V 0 0UF/.V 0 0UF/.V R0 R0.KOhm R0.KOhm T PF/0V V_THM Max: m R0 0 U00 MLK V PU_THRM_ MT XP PU_THRM_ LRT# XN THRM# 0PU 0 0.UF/0V R0 R0 0 Q0 N UF/0V THRMTRIP# [] 00 UF/.V 00 NW PU_THRM_ 0 00PF/0V heck heck: read T PU_THRM_ [] FN_PWM R V_FN P/N:00000 V (~' protect) R00 H/W Thermal Protect V R0 0KOhm J0 I I Wto_.K % RT0 00K [] FN0_TH 00 0.U U00 N V U VOUT FOR_OFF# [,,] ub-y=pu R0. Item PT0NR nable: Turn OFF system OPN ollect UTeK OMPUTR IN PU P, Thermal enor Xinghua_hen ize Project Name Rev ustom F0Q Friday, May, 00 ate: heet of.00

7 V_VPI V 0 0.UF/0V V L00 V_LK /00Mhz 00 0UF/0V 0 0.UF/0V X00.Mhz V L00 [] LK_# V_V /00Mhz Irat=00m 00 0.UF/0V 00 0UF/0V 00 0.UF/0V 00 0.UF/0V /-0ppm/0PF 00 0PF/0V R0 V_LK 00 0PF/0V R00 U00 VR_ VR_ VR_ *PWRV# 0 VPU V X X VPI_ VPI_ V VRF **PI_R_TOP# **PU_TOP# PU- PU-# PU-0 PU-0# PUITP/R- PUITP#/R-# LK_PI LK_PI# 0 0.UF/0V 0 0.UF/0V V_VPI V_V V_VRF TP_PI# [] TP_PU# [,] LK_MH Ohm R00 LK_MH_LK [] LK_MH# Ohm R00 LK_MH_LK# [] LK_PU Ohm R0 LK_PU_LK [] LK_PU# Ohm R0 LK_PU_LK# [] 0 L00 0UF/0V /00Mhz 00 0.UF/0V FOLLOW F 00 0.UF/0V 0 0.UF/0V LK_PI R Ohm LK_PI# R Ohm PILK RF0 ITP_LK [] ITP_LK# [] R 0KOhm R0 0KOhm [] LK_RF_ Ohm R00 L_ MHZ/L_/R-0 *R_RQ#/R- LK_PI Ohm R0 LK_PI_ROON [] *R_RQ#/R-# 0 LK_PI# Ohm R0 LK_PI_ROON# [] [] [] to TPM LK_ LK_U to p- to P to IHm to - [] [] [] [] [] V [] LK_RF_# LK_TPMPI LK_PI LK_U LK_IHPI LK_PI R00 KOhm LKN_L0.KOhm R 0 P Ohm 0 PF/0V c00 Ohm R00 R00 0 0P [,,,0,,] [,,,0,,] 00 0P R00 0 0P 0 0P L_# U LKN_L R00 Ohm Ohm R0 R0 Ohm Ohm R0 L Ohm R00 Ohm R00 R0 0OHM % int. PU PI PI PILK int. P PI0 int. PU PIF PIF0 MHZ/L_#/R-0# **FL/U_MHz **FL/TT_MO *LR0_L#/PI- PI- PI- **PI-0/RQ_L PRQ# yte-bit /0 => PIX_/0 R- R-# R- R-# R- R-# R- R-# R- R-# R- R-# T T# R-/OT R-#/OT# 0 0 LK_PI LK_PI# LK_PI LK_PI# LK_PI LK_PI# Ohm R0 LK_PI LK_PI# LK_PI LK_PI# Ohm R00 TKT TL OT_ OT_# PRQ# yte-bit / => PIX_/ Ohm R0 Ohm R0 Ohm R0 Ohm R0 Ohm R0 Ohm R0 Ohm R0 Ohm R0 Ohm R0 Ohm R0 Ohm R0 Ohm R0 LK_MH_PLL [] LK_MH_PLL# [] LK_PI_WLN [0] LK_PI_WLN# [0] LK_PI_LN [] LK_PI_LN# [] LK_PI_NWR [] LK_PI_NWR# [] LK_PI_IH [] LK_PI_IH# [] LK_PI_T [] LK_PI_T# [] LK_RF_PLL [] LK_RF_PLL# [] PRQ# yte-bit /0 => PIX_/ Latched Input elect 0 = R LK = PU_ITP LK R0 PIF0 0 = PILK = PRQ# 0 = PIX/0 Not ontrolled 0 = PIX/ Not ontrolled 0 = PIX/ Not ontrolled 0 = PIX// Not ontrolled = PIX/0 ontrolled = PIX/ ontrolled = PIX/ ontrolled () = PIX// ontrolled () LK_PI R0 0KOhm LK_PI# R00 0KOhm PRQ# R0 0K PRQ# R0 0K pin pin (int. P) PI0 PRQ#_ yte-bit // => PIX_// ecide pin. V ecide pin 0. V pin (int. PU) 0 = LLK = PIX PI pin (int. PU) LL_# =0, pin#/=pix_l; pin#/=fix/, LL_# =, pin#/=ot_mhzl; pin#/=l_/pie_l0. PIF UTeK OMPUTR IN V ize Project Name Rev ustom ecide pin. ecide pin. Latch elect Table PRQ# *R_RQ# R0 LK_RQ_NWR# [] Pin Pin Pin/ Pin/ *LL_#/PIF- PRQ# *R_RQ# LL_#=0 PIX FIX/ LPIX0_L#/ VP PI = 0 (low) LL_#= OT L **VttPWR_/P# 0 LK_PWR [] LPIX0_L#/ LL_#=0 PIX PIX0 **ITP_N/PIF-0 PI = (high) LL_#= OT PIX0 0 LK FL LKN_L **RF-/FL/TT_L R0 0KOhm 0.UF/0V RF0 R0 T RF-0 0 R0 Ohm R0 R0 LK_IH [] KOhm KOhm KOhm VRF R0 LKN_L0 [] PU_L0 R00 KOhm MH_L0 [] R0 LKN_L [] PU_L R0 KOhm MH_L [] R0 LKN_L [] PU_L R0 KOhm MH_L [] _ LK F LLL0 R0 R0 R0 _ KOhm KOhm KOhm _ PU riven / / / _ R0. _ Item 0 *:PU, **:P RTMT--R INT-PU, INT-P resistor value is 0K ohm. 0 0P P/N:00000 R0 R0 0KOhm 0KOhm R0. Item 0KOhm R0._ R0 R0 0KOhm 0KOhm F0Q LOK N Xinghua_hen Friday, May, 00 ate: heet of.00

8 ROMP For alibrating the F I/O uffer VP H_WIN H_ROMP [] H_#[:0] Voltage wing For Providing a Reference Voltage to The F ROMP circuits R00 R00 Ohm R00 0 %.Ohm % 00 0.UF/V T00 [] H_PURT# [] H_PULP# 00 0.UF/0V H_#[:0] VP R00 KOhm % R00 KOhm % R0 R00 H_VRF H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_WIN H_ROMP U00 F H_#_0 H_#_ F H_#_ H_#_ H_#_ H H_#_ H H_#_ F H_#_ H_#_ H H_#_ M H_#_0 M H_#_ J H_#_ J H_#_ N H_#_ J H_#_ P H_#_ L H_#_ R H_#_ N H_#_ L H_#_0 M H_#_ J H_#_ N H_#_ R H_#_ N H_#_ N H_#_ P H_#_ N H_#_ L H_#_ N0 H_#_0 M H_#_ Y H_#_ H_#_ Y H_#_ Y0 H_#_ Y H_#_ Y H_#_ Y H_#_ W H_#_ H_#_0 Y H_#_ H_#_ H_#_ H_#_ H_#_ 0 H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ F H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_WIN H_ROMP H_PURT# H_PULP# H_VRF H_VRF NTI_HIPT HOT H_#_ H_#_ H_#_ F H_#_ H H_#_ H_#_ M H_#_ J H_#_0 P H_#_ R H_#_ N H_#_ M H_#_ H_#_ P H_#_ F H_#_ 0 H_#_ H_#_ J H_#_0 0 H_#_ H H_#_ J0 H_#_ L H_#_ H_#_ H_#_ L H_#_ H_#_ J H_#_ H0 H_#_0 H_#_ K H_#_ 0 H_#_ F H_#_ K H_#_ L0 H_# H H_T#_0 H_T#_ H_NR# H_PRI# F H_RQ# H_FR# H_Y# 0 HPLL_LK H HPLL_LK# H H_PWR# J H_RY# F H_HIT# H H_HITM# H_LOK# H H_TRY# H_INV#_0 J H_INV#_ L H_INV#_ Y H_INV#_ Y H_TN#_0 L0 H_TN#_ M H_TN#_ H_TN#_ H_TP#_0 L H_TP#_ M H_TP#_ H_TP#_ H_RQ#_0 H_RQ#_ K H_RQ#_ F H_RQ#_ H_RQ#_ H_R#_0 H_R#_ F H_R#_ H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_T#0 H_T# H_NR# H_PRI# H_RQ#0 H_FR# H_Y# H_PWR# H_RY# H_RQ#0 H_RQ# H_RQ# H_RQ# H_RQ# H_R#0 H_R# H_R# [] H_#[:] H_#[:] H_# [] H_T#0 [] H_T# [] H_NR# [] H_PRI# [] H_RQ#0 [] H_FR# [] H_Y# [] LK_MH_LK [] LK_MH_LK# [] H_PWR# [] H_RY# [] H_HIT# [] H_HITM# [] H_LOK# [] H_TRY# [] H_INV#0 [] H_INV# [] H_INV# [] H_INV# [] H_TN#0 [] H_TN# [] H_TN# [] H_TN# [] H_TP#0 [] H_TP# [] H_TP# [] H_TP# [] H_R#0 [] H_R# [] H_R# [] [] H_RQ#[:0] Part Number: Part Name & pec:. TPM () INTL PM QT Q H_RQ#[:0] UTeK OMPUTR IN antiga -- PU () Xinghua_hen ize Project Name Rev ustom F0Q ate: Friday, May, 00 heet of.00

9 R0 0KOhm V.V [] PM_MUY# [,,] H_PRTP# [] PM_XTT#_0 [] PM_XTT#_ [,,] PLT_RT# [] MH_THRMTRIP# [,] PM_PRLPVR R0 KOhm % R0.0KOhm % R0 KOhm % 00 0.UF/0V R0 0KOhm M_ROMP_VOH 00.UF/.V M_ROMP_VOL 00.UF/.V VTT_RF UF/V UF/V T UF/V M N R T H H0 H H K L K N M T J M Y R F H F U00 RV RV RV RV RV RV RV RV RV RV0 RV RV RV RV RV RV RV RV0 RV RV RV RV RV RV _K_0 _K K_0 _K K#_0 _K# K#_0 _K# K_0 _K K_0 _K #_0 _# #_0 _# OT_0 _OT OT_0 _OT_ M_ROMP M_ROMP# M_ROMP_VOH M_ROMP_VOL M_VRF M_PWROK M_RXT M_RMRT# PLL_RF_LK PLL_RF_LK# PLL_RF_LK PLL_RF_LK# P_LK P_LK# MI_RXN_0 MI_RXN_ MI_RXN_ MI_RXN_ P T V U0 R R U V0 Y Y Y V R Y F Y H F H V R F F F H LK0 [] LK [] LK [] LK [] LK0# [] LK# [] LK# [] LK# [] K0 [,] K [,] K [,] K [,] 0# [,] # [,] # [,] # [,] OT0 [,] OT [,] OT [,] OT [,] R00 R00 M_ROMP_VOH M_ROMP_VOL VTT_RF Max: 0u R0 % Ohm LK_RF_PLL [] LK_RF_PLL# [] LK_RF_ [] LK_RF_# [] LK_MH_PLL [] LK_MH_PLL# [] MI_TXN0 [] MI_TXN [] MI_TXN [] MI_TXN [].V [] [] [] [] [] L_KLT_TRL L_KLTN_V I_LK I_T L_V_N [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] LV_LLKN LV_LLKP LV_ULKN LV_ULKP LV_L0N LV_LN LV_LN LV_L0P LV_LP LV_LP LV_U0N LV_UN LV_UN LV_U0P LV_UP LV_UP Ohm TV_ Ohm TV_ Ohm TV_ MI_RXP_0 0 MI_TXP0 [] [] MH_L0 T F_0 MI_RXP_ MI_TXP [] TV_ONL_0 [] MH_L R F_ MI_RXP_ MI_TXP [] TV_ONL_ [] MH_L P F_ MI_RXP_ H0 MI_TXP [] T00 P0 T00 F_ P F_ MI_TXN_0 MI_RXN0 [] [] MH_F_ F_ MI_TXN_ MI_RXN [] [] MH_F_ N F_ MI_TXN_ MI_RXN [] [] MH_F_ M F_ MI_TXN_ H MI_RXN [] [] RT_LU T0 RT_LU F_ [] MH_F_ F_ MI_TXP_0 MI_RXP0 [] [] RT_RN RT_RN [] MH_F_0 F_0 MI_TXP_ MI_RXP [] T0 N F_ MI_TXP_ F MI_RXP [] [] RT_R J RT_R [] MH_F_ P F_ MI_TXP_ H MI_RXP [] [] MH_F_ T T00 F_ RT_IRTN R0 T0 F_ M0 F_ [] RT LK H RT LK [] MH_F_ L [] RT T J T00 F_ RT T H R0 F_ [] RT_HYN J T00 RT_HYN P F_ R0 [] MH_F_ [] RT_VYN RT_TVO_IRF R F_ L RT_VYN [] MH_F_0 T F_0 FX_VI_0 T0 FX_VI_ T0 T0 R0 FX_VI_ T00 FX_VI_ F T0 OHM R % R0 PM_YN# FX_VI_ T0 NTI_HIPT PM_PRTP# N PM_XT_T#_0 P PM_IH_PWROK R0 PWROK PM_XT_T#_ T0 PWROK FX_VR_N T0 T RTIN# R00 0 T0 R00 THRMTRIP# R PRLPVR PM R ONTROL/OMPNTION LK MI F RPHI VI 0.Ohm 0.Ohm R00 0KOhm V R0 0KOhm R0 R0 R0 V R00.KOhm R00 % % % R00.KOhm.KOhm % R0 00KOhm % L M M K J M 0 H 0 0 H F0 0 H J F K F H K H U00 L_KLT_TRL L_KLT_N L_TRL_LK L_TRL_T L LK L T L_V_N LV_I LV_V LV_VRFH LV_VRFL LV_LK# LV_LK LV_LK# LV_LK LV_T#_0 LV_T#_ LV_T#_ LV_T#_ LV_T_0 LV_T_ LV_T_ LV_T_ LV_T#_0 LV_T#_ LV_T#_ LV_T#_ LV_T_0 LV_T_ LV_T_ LV_T_ TV_ TV_ TV_ TV_RTN LV PI-XPR RPHI TV V P_OMPI P_OMPO P_RX#_0 P_RX#_ P_RX#_ P_RX#_ P_RX#_ P_RX#_ P_RX#_ P_RX#_ P_RX#_ P_RX#_ P_RX#_0 P_RX#_ P_RX#_ P_RX#_ P_RX#_ P_RX#_ P_RX_0 P_RX_ P_RX_ P_RX_ P_RX_ P_RX_ P_RX_ P_RX_ P_RX_ P_RX_ P_RX_0 P_RX_ P_RX_ P_RX_ P_RX_ P_RX_ P_TX#_0 P_TX#_ P_TX#_ P_TX#_ P_TX#_ P_TX#_ P_TX#_ P_TX#_ P_TX#_ P_TX#_ P_TX#_0 P_TX#_ P_TX#_ P_TX#_ P_TX#_ P_TX#_ P_TX_0 P_TX_ P_TX_ P_TX_ P_TX_ P_TX_ P_TX_ P_TX_ P_TX_ P_TX_ P_TX_0 P_TX_ P_TX_ P_TX_ P_TX_ P_TX_ T T H J L L0 N P N T U Y Y Y H J L L N0 P N T U Y W Y 0 J M M M0 M R N T0 U U0 Y0 0 J L M M M R N T U U Y Y VP R00.Ohm % F H H F H H H H H F H F F N_ N_ N_ N_ N_ N_ N_ N_ N_ N_0 N_ N_ N_ N_ N_ N_ N_ N_ N_ N_0 N_ N_ N_ N_ N_ N M MI H L_LK L_T L_PWROK L_RT# L_VRF P_TRLLK P_TRLT VO_TRLLK VO_TRLT LKRQ# IH_YN# TTN# H_LK H_RT# H_I H_O H_YN H H N J H L_VRF_N L_LK0 [] L_T0 [] N T0 M T0 K H MH_YN# [] R0 R0 Ohm 0KOhm VP 0 L_RT# [] R0 R0 0KOhm R0 0KOhm PM_IH_PWROK V 00 0.UF/0V PM_IH_PWROK [,] L_VRF_N VP R0 KOhm R00 Ohm % if the total motherboard route length is less than, the recommended R00 is k OHM %; For longer route lengths between -., the recommended R00 is OHM %. NTI_HIPT UTeK OMPUTR IN Xinghua_hen ize Project Name Rev ustom F0Q antiga--r/p () Friday, May, 00 ate: heet of.00

10 [] M Q[0:] M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q U00 J _Q_0 J _Q_ N _Q_ M _Q_ J _Q_ J0 _Q_ M _Q_ M _Q_ N _Q_ N _Q_ U0 _Q_0 T _Q_ N _Q_ N _Q_ U _Q_ U _Q_ V _Q_ Y _Q_ 0 _Q Q_ V _Q_0 Y _Q Q_ 0 _Q_ Y _Q Q_ V _Q_ T _Q_ Y _Q Q_ V _Q_0 W _Q Q_ U _Q Q Q_ U _Q_ V _Q Q Q Q_0 _Q_ U0 _Q_ V _Q Q Q_ Y _Q Q_ V _Q_ V _Q_ T _Q_0 N _Q_ U _Q_ U _Q_ T _Q_ N0 _Q_ M _Q_ M _Q_ J _Q_ J _Q_ N _Q_0 M _Q_ J _Q_ J _Q_ NTI_HIPT R YTM MMORY 0 _R# _# _W# _M_0 _M M M M M M M Q_0 _Q Q Q Q Q Q Q Q#_0 _Q# Q# Q# Q# Q# Q# Q# M_0 _M M M M M M M M M M_0 _M M M M_ T 0 0 Y0 M T Y U Y T J J T W U M J T Y U M H F W H H Y M M0 M M M M M M M M M M M M M M M Q0 M Q M Q M Q M Q M Q M Q M Q M Q#0 M Q# M Q# M Q# M Q# M Q# M Q# M Q# M 0 M M M M M M M M M M 0 M M M M M #0 [,] M # [,] M # [,] M R# [,] M # [,] M W# [,] M M[0..] [] M Q[0:] [] M Q#[0:] [] M [0:] [,] [] M Q[0:] M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q U00 K _Q_0 H _Q_ P _Q_ P _Q_ J _Q_ J _Q_ M _Q_ P _Q_ U _Q_ U _Q Q_0 Y _Q_ T _Q_ R _Q Q Q Q Q Q_ F _Q Q_0 _Q_ F0 _Q_ F _Q Q_ F _Q_ H _Q Q_ H0 _Q Q Q_0 H _Q_ H _Q Q_ H _Q Q_ H _Q_ F _Q_ F _Q Q Q_0 _Q_ Y _Q_ Y _Q_ F _Q_ F _Q Q Q_ V _Q_ U _Q_ R _Q_0 N _Q_ Y _Q_ V _Q_ P _Q_ R _Q_ L _Q_ L _Q_ J _Q_ H _Q_ M _Q_0 M _Q_ H _Q_ J _Q_ NTI_HIPT R YTM MMORY 0 _R# _# _W# _M_0 _M M M M M M M Q_0 _Q Q Q Q Q Q Q Q#_0 _Q# Q# Q# Q# Q# Q# Q# M_0 _M M M M M M M M M M_0 _M M M M_ U F M Y 0 F P K L V H U N L V H H T N V U W U W T W Y H U M M0 M M M M M M M M M M M M M M M Q0 M Q M Q M Q M Q M Q M Q M Q M Q#0 M Q# M Q# M Q# M Q# M Q# M Q# M Q# M 0 M M M M M M M M M M 0 M M M M M #0 [,] M # [,] M # [,] M R# [,] M # [,] M W# [,] M M[0:] [] M Q[0:] [] M Q#[0:] [] M [0:] [,] UTeK OMPUTR IN Xinghua_hen ize Project Name Rev ustom F0Q antiga--r bus () Friday, May, 00 0 ate: heet of.00

11 V_M_ V_M_ V_M_0 V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_0 VFX_OR.V VFX_OR VFX_OR.V VP VP VP ize Project Name Rev ate: heet of ustom Friday, May, 00 UTeK OMPUTR IN antiga--powr ().00 F0Q Xinghua_chen ize Project Name Rev ate: heet of ustom Friday, May, 00 UTeK OMPUTR IN antiga--powr ().00 F0Q Xinghua_chen ize Project Name Rev ate: heet of ustom Friday, May, 00 UTeK OMPUTR IN antiga--powr ().00 F0Q Xinghua_chen Max:.-raph ore Max:.-R Max: 0m TOPI lose to MH UF/.V UF/.V T0 T0 0.UF/0V 0.UF/0V 0.UF/.V 0.UF/.V 0 0.UF/0V 0 0.UF/0V 0 0.UF/0V 0 0.UF/0V 0 0.UF/.V 0 0.UF/.V 0 00UF/.V 0 00UF/.V 0.UF/.V 0.UF/.V 0.UF/.V 0.UF/.V 0.UF/0V 0.UF/0V 0 0.UF/.V 0 0.UF/.V 0.UF/0V 0.UF/0V 0 0.UF/0V 0 0.UF/0V UF/.V UF/.V 0.UF/0V 0.UF/0V 0 UF/.V 0 UF/.V UF/.V UF/.V UF/.V UF/.V 0.UF/.V 0.UF/.V V_M_0 Y V_M_0 F V_M_0 W V_M_ V_M_ V_M_ V_M_ V_M_ W V_M_ V V_M_ U V_M_ T V_M_ R V_M_ P V_M_ N V_M_ H V_M_ V_M_ N V_M_ 0 V_M_ H V_M_ V_M_ F V_M_ V_M_ V_M_ V_M_ V_M_ Y V_M_ H V_M_ V V_M_ U V_M_ T V_M_ R V_X_NTF_0 V V_X_NTF_ M V_X_NTF_ L V_X_NTF_ K V_X_NTF_ W V_X_NTF_ V V_X_NTF_ U V_X_NTF_ M0 V_X_NTF_ K0 V_X_NTF_ W0 V_X_NTF_ V V_X_NTF_0 U0 V_X_NTF_ M V_X_NTF_ L V_X_NTF_ K V_X_NTF_ J V_X_NTF_ H V_X_NTF_ V_X_NTF_ F V_X_NTF_ V_X_NTF_ V_X_NTF_ W V_X_NTF_0 V_X_NTF_ Y V_X_NTF_ W V_X_NTF_ V V_X_NTF_ U V_X_NTF_ M V_X_NTF_ K V_X_NTF_ H V_X_NTF_ V_X_NTF_ F V_X_NTF_ V V_X_NTF_0 V_X_NTF_ V_X_NTF_ V_X_NTF_ Y V_X_NTF_ W V_X_NTF_ V V_X_NTF_ M V_X_NTF_ L V_X_NTF_ K V_X_NTF_ J V_X_NTF_ W V_X_NTF_0 H V_X_NTF_ V_X_NTF_ F V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V V_X_NTF_ W V_X_NTF_ V V_X_NTF_ W V_M_ P V_M_ V_M_ F V_X_NTF_ W V_M_ P V_X_ Y V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ Y V_X_ V_X_0 V_X_ V_X_ V_X_ J V_X_ V_X_ V_X_ V_X_ V_X_ Y V_X_ H0 V_X_0 F0 V_X_ 0 V_X_ 0 V_X_ 0 V_X_ 0 V_X_ T V_X_ M V_X_ L V_X_0 J V_X_ H V_X_ F V_X_ V_M_LF V V_M_LF V_M_LF M0 V_M_LF V V_M_LF Y V_M_LF M0 V_M_LF V_X_ T V_X_ V_X_ V_X_ Y V_X_ V V_X_ U V_X_ N V_X_0 M V_X_ U V_X_ T V_X_N J V_X_N H V_X_NTF_ Y V_X_NTF_ W V_X_NTF_ V V_X_NTF_0 U V_M_/N V_M_/N V_M_/N V_M_/N V_M_0/N W V_M_/N W V_M_/N T V_X_ POWR V M V FX V FX NTF V M LF U00 NTI_HIPT POWR V M V FX V FX NTF V M LF U00 NTI_HIPT 0.UF/0V 0.UF/0V 0UF/V 0UF/V 0 UF/.V 0 UF/.V UF/.V UF/.V V_NTF_ M V_NTF_0 0 V_NTF_ J V_NTF_ K V_NTF_ V_NTF_0 Y V_NTF_ W V_NTF_ U V_NTF_ M0 V_NTF_ L0 V_NTF_ K0 V_NTF_ 0 V_NTF_ F0 V_NTF_ 0 V_NTF_ L V_NTF_ W0 V_NTF_ V0 V_NTF_ K V_NTF_0 H V_NTF_ V_NTF_ V_NTF_ L V_NTF_ K V_NTF_0 L V_NTF_ K V_NTF_ J V_NTF_ K V_NTF_ H V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ Y V_NTF_ W V_NTF_ V V_NTF_ U0 V_NTF_ L V_NTF_ K V_NTF_ H0 V_NTF_ 0 V_NTF_ 0 V_NTF_ Y0 V_ V_ V_ V_ V_ Y V_ V V_ U V_ M V_ K V_0 J V_ V_ F V_ V_ V_ V_ Y V_ W V_ V V_ U V_0 H V_ F V_ V_ V_ J V_ V_ V_ V_ H V_ V_0 F V_ V_ J V_ H V_ F V_ T V_NTF_ K POWR V NTF V OR U00F NTI_HIPT POWR V NTF V OR U00F NTI_HIPT 0 0.UF/0V 0 0.UF/0V 0 0UF/0V 0 0UF/0V 0.UF/0V 0.UF/0V T0 T0 0 0UF/V 0 0UF/V 0 0.UF/0V 0 0.UF/0V 0.UF/0V 0.UF/0V 0 0.UF/0V 0 0.UF/0V 0.UF/0V 0.UF/0V 0 0UF/V 0 0UF/V 0 0UF/V 0 0UF/V 0 UF/.V 0 UF/.V

12 VP JP0 MM_OPN_MIL V.0V L0 L0 L0 /00Mhz Irat=00m /00Mhz Irat=00m /00Mhz Irat=00m L0 /00Mhz Irat=00m.V R R0. Item L0 /00Mhz Irat=00m 0 0.UF/0V L0 /00Mhz Irat=00m R00 Ohm %.UF/.V 0UF/.V R R0. Item 0 0.UF/0V R0 Ohm % 0.UF/0V 0.UF/0V 0.UF/.V Max: 0m Max: 0m 0UF/.V 0 0.U 0 0.0UF/V 0 0.0UF/V.0V_PLL Max: 00m 0UF/.V 0UF/.V.0V_PLL Max: 0m 0UF/.V 0.UF/0V 0.UF/0V.0V_HPLL V_TV 0.UF/0V.0V_PPLL.0V_MPLL 0.0UF/V V L0 /00Mhz 0 0UF/.V R0. Item.V.0V.0V.V Max: m 0.UF/0V 0.0UF/V.V_TXLV R Max: 00u 0 0UF/V UF/.V V_TV.0V 0.UF/0V Max: 0m.0V_PPLL Max: 0m-M.UF/.V UF/.V Max: m 0.UF/0V 0.UF/0V Max:0m.0V_PPLL Max:0m.V 0.UF/0V.0V_PLL.0V_PLL.0V_HPLL.0V_MPLL Max: 0m 0.UF/0V R N/ R 0m Max:m 000PF/V UF/.V Max: 0m 0.UF/0V Max:0m F L J J R0 P0 N0 R P N T R P P N P N N M M M L M L M L M L F M L UF/.V U00H V_RT V_RT V V V_PLL V_PLL V_HPLL V_MPLL V_LV V_LV V_P_ V_P_PLL V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_K_ V_M_K_ V_M_K_ V_M_K_ V_M_K_ V_M_K_NTF_ V_M_K_NTF_ V_M_K_NTF_ V_M_K_NTF_ V_M_K_NTF_ V_M_K_NTF_ V_M_K_NTF_ V_M_K_NTF_ V_TV V_TV V_H V_TV V_Q V_HPLL V_P_PLL V_LV_ V_LV_ NTI_HIPT.V RT PLL LV P M TV H LV POWR K TV/RT L /00Mhz Irat=00m XF M K MI HV P VTT VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ V_XF_ V_XF_ V_XF_ V_M_K_ V_M_K_ V_M_K_ V_M_K_ V_TX_LV VTTLF V_HV_ V_HV_ V_HV_ V_P_ V_P_ V_P_ V_P_ V_P_ V_MI_ V_MI_ V_MI_ V_MI_ VTTLF VTTLF VTTLF Max:0m.V_TXLV 0 UF/.V U T U T U T U0 T0 U T U T U T U T U T V U V U T V U F H0 0 F0.V_TXLV Max:00m K V U V U U H F H L MH_VTTLF MH_VTTLF MH_VTTLF 0.UF/.V 0.UF/.V Max: m 0.UF/.V Max: m Max: 00m 000PF/V 0 UF/.V 0UF/0V R Ohm % 0.UF/.V 0 0.UF/.V 0.UF/.V 0 0UF/0V Max:00m 0UF/0V 0.UF/0V 0.UF/0V 0.UF/.V 0.UF/0V VP R.UF/.V VP 0 0UF/V.V L0 /00Mhz Irat=00m V_P V_HV Max: 0m UF/.V HIH = LN RVR 0 0UF/V V L0 /00Mhz Irat= VP 0 T R0 VP INTL R. V_HV UTeK OMPUTR IN antiga--powr () Xinghua_chen ize Project Name Rev ustom F0Q Friday, May, 00 ate: heet of.00

13 [] MH_F_ [] R0 R0..KOhm R.KOhm Item 0 LOW = MI X V F : MI Lane Reversal [] MH_F_ F : MI TRP HIH = MI X (efault) F : Integrated TPM Host Interface HIH = itpm disable (efault) LOW = itpm enable [] MH_F_ MH_F_ R0.KOhm F [:] : XOR/LL-Z 00 = Reserved 0= XOR Mode nabled 0= ll-z Mode nabled = Normal Operation (efault) [] MH_F_ LOW = Normal (default) HIH = LN RVR [] MH_F_ F : Intel Management ngine rypto strap HIH = TL cipher suite with confidentiality (efault) LOW = TL cipher suite with no confidentiality [] MH_F_ F : F ynamic OT Low = ynamic OT isabled HIH = yanamic OT nabled (default) [] MH_F_0 V F0 : oncurrent VO / PIe LOW = Only VO or PI is operational (default) HIH = VO and PI are operating simultaneously via the P port HK detail... [] MH_F_ F : PI xpress raphics Lane Reversal LOW = Lane Reversed HIH = Normal mode (efault; lanes numbered in order) HK detail... [] MH_F_0.KOhm F0 : PIe Loopback HIH = isable (efault) LOW = nable UTeK OMPUTR IN ize Project Name Rev ustom F0Q /trapping () Xinghua_hen ate: Friday, May, 00 heet of.00 R0.KOhm R0.0KOHM R0.0KOHM R0.KOhm L W U P N H F R M J 0 0 W0 T0 J0 0 Y0 N0 K0 F0 0 0 W T R M H U N N K W N J N L F V T M J Y N H Y N 0 V0 T0 J0 0 0 M0 F N M H V T V_ V_00 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V V_ V_ V_ V_00 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V V V V V V N_ N_ N_ N_ N_0 N_ N_ N_ N_ N_ N_ N_ N_ N_ N_0 N_ N_ H Y L Y U N J N J V T M M H Y L J H F V L R P F W U R P J H F Y M K M P H U U U U F V J0 M F U U L0 V0 L J U H H F U R L W N J F Y T N L Y V R M V R P H F F H Y U T M F V U M J Y T N J N L U M H Y U T M 0 0 V0 N0 H0 0 T M J N L H U H Y U T J F F W T N J H K U V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V V_00 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ M P L J F H Y U T F M J F W V R L H P L H N K F N T N K H F V T R J Y P K H F F H F H V R J Y N L J F Y T J H F R L K J F H Y U00I NTI_HIPT R U00J NTI_HIPT N V V NTF R0.KOhm R0 R0.KOhm

14 M M M M M M 0 M M M M M M M 0 M M M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q0 M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q[0..] M Q M Q M Q M M M M M Q M M M M M M M Q# M Q# M Q M Q# M Q# M Q# M M M M0 M Q# M Q#0 M Q M Q# M Q M M M Q0 LK0# LK0 LK# LK OT [,] OT0 [,] M W# [0,] M R# [0,] 0# [,] # [,] _ [,,,0,,] K0 [,] M [0..] [0,] K [,] M # [0,] M Q[0..] [0] M M[0..] [0] M Q#[0..] [0] M Q[0..] [0] LK# [] LK [] LK0 [] LK0# [] PM_XTT#_0 [] M # [0,] M # [0,] M #0 [0,] L_ [,,,0,,].V V VTT_RF.V.V ize Project Name Rev ate: heet of ustom Friday, May, 00 UTeK OMPUTR IN R O-IMM 0.00 F0Q Xinghua_hen ize Project Name Rev ate: heet of ustom Friday, May, 00 UTeK OMPUTR IN R O-IMM 0.00 F0Q Xinghua_hen ize Project Name Rev ate: heet of ustom Friday, May, 00 UTeK OMPUTR IN R O-IMM 0.00 F0Q Xinghua_hen Reverse Type WP WP WP WP WP WP WP WP Layout Note: Place these aps near O IMM 0 PL NR O-IMM_0 PL NR O-IMM_0 P/N : 000 H:.mm 0.UF/.V 0.UF/.V 0 0.UF/V 0 0.UF/V.UF/.V.UF/.V R0 R0 0 0.UF/V 0 0.UF/V 0 0.UF/V 0 0.UF/V 0 0P 0 0P /P # 0 # K0 0 K0# K K# K0 K 0 # R# 0 W# L OT0 OT M0 0 M M M M 0 M M 0 M Q0 Q Q Q 0 Q Q Q Q Q#0 Q# Q# Q# Q# Q# Q# Q# Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q 0 Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q 0 Q Q Q Q Q Q0 Q Q Q 0 Q Q Q Q Q Q Q0 0 Q Q _ Q J0 R_IMM_00P J0 R_IMM_00P.UF/.V.UF/.V 0 0.UF/V 0 0.UF/V.UF/.V.UF/.V.UF/.V.UF/.V 0 0.U 0 0.U.UF/.V.UF/.V 0 0P 0 0P 0 0.U 0 0.U V V V V V V V V V V0 0 V V 0 VP N N 0 N 0 N NTT VRF V V V V V V V V V V0 V V V V V V V V V V0 V V V V 0 V V V V V V0 V V V V V V 0 V V V V0 V V V V V V V V V V0 V V V V 0 V V 0 V NP_N 0 NP_N 0 J0 R_IMM_00P J0 R_IMM_00P 0.UF/.V 0.UF/.V

15 M M M M M M M M M M 0 M 0 M M M M M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q[0..] M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q0 M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q# M Q# M Q M Q M Q# M Q# M M0 M Q#0 M Q0 M Q# M Q M Q# M Q# M Q M M M Q M Q M M M M M M M Q M M M M M M LK# LK LK# LK OT [,] M R# [0,] # [,] _ [,,,0,,] K [,] OT [,] M # [0,] M W# [0,] K [,] # [,] M [0..] [0,] LK# [] LK [] LK [] LK# [] M Q[0..] [0] M Q#[0..] [0] M M[0..] [0] M Q[0..] [0] PM_XTT#_ [] M # [0,] M # [0,] M #0 [0,] L_ [,,,0,,] V.V.V VTT_RF V.V ize Project Name Rev ate: heet of ustom Friday, May, 00 UTeK OMPUTR IN R O-IMM_.00 F0Q Xinghua_hen ize Project Name Rev ate: heet of ustom Friday, May, 00 UTeK OMPUTR IN R O-IMM_.00 F0Q Xinghua_hen ize Project Name Rev ate: heet of ustom Friday, May, 00 UTeK OMPUTR IN R O-IMM_.00 F0Q Xinghua_hen WP WP WP WP WP PL NR O-IMM_ PL NR O-IMM_ P/N : 000 H:.mm Layout Note: Place these aps near O IMM WP Reverse Type WP WP R0 0KOhm R0 0KOhm 0 0.U 0 0.U 0.UF/V 0.UF/V 0.UF/V 0.UF/V /P # 0 # K0 0 K0# K K# K0 K 0 # R# 0 W# L OT0 OT M0 0 M M M M 0 M M 0 M Q0 Q Q Q 0 Q Q Q Q Q#0 Q# Q# Q# Q# Q# Q# Q# Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q 0 Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q 0 Q Q Q Q Q Q0 Q Q Q 0 Q Q Q Q Q Q Q0 0 Q Q _ Q J0 R_IMM_00P J0 R_IMM_00P 0 0P 0 0P.UF/.V.UF/.V 0.UF/.V 0.UF/.V R0 0KOhm R0 0KOhm 0.UF/V 0.UF/V 0.UF/.V 0.UF/.V.UF/.V.UF/.V V V V V V V V V V V0 0 V V 0 VP N N 0 N 0 N NTT VRF V V V V V V V V V V0 V V V V V V V V V V0 V V V V 0 V V V V V V0 V V V V V V 0 V V V V0 V V V V V V V V V V0 V V V V 0 V V 0 V NP_N 0 NP_N 0 J0 R_IMM_00P J0 R_IMM_00P 0 0.U 0 0.U 0.UF/.V 0.UF/.V.UF/.V.UF/.V R0 R0 0 0P 0 0P.UF/.V.UF/.V 0.UF/V 0.UF/V

16 0.V through JP00 to 0.VO 0.V WPP.V M [0..] [0,] R 0KOhm % 0.V_VTT_RF_Y R 0KOhm % 0 0.UF/V VTT_RF M #[0..] [0,] M [0..] [0,] M #[0..] [0,] K[0:] [,,] OT[0:] [,,] N00 0.UF N00 0.UF N00 0.UF N00 0.UF N0 0.UF N0 0.UF N0 0.UF N0 0.UF RN0 Ohm RN0 Ohm RN0 Ohm RN0 Ohm RN Ohm RN Ohm RN Ohm RN Ohm RN Ohm RNF Ohm 0 RN Ohm RNH Ohm # # OT M M M # M M M K0 # [,] # [,] M [0,] 0.U/.V 0.V N0 0.UF N0 0.UF N0 0.UF N0 0.UF RN Ohm RN Ohm RN Ohm RN Ohm RN Ohm RNF Ohm 0 RN Ohm RNH Ohm M M M M M M M M #0 N0 0.UF N0 0.UF N0 0.UF N0 0.UF RN Ohm RN Ohm RN Ohm RN Ohm RN Ohm RNF Ohm 0 RN Ohm RNH Ohm M M 0 M R# M M M M M M R# [0,] N0 0.UF N0 0.UF N0 0.UF N0 0.UF RN Ohm RN Ohm RN Ohm RN Ohm RN Ohm RNF Ohm 0 RN Ohm RNH Ohm OT # M M W# M # M 0 M #0 # [,] M # [0,] M W# [0,] N0 0.UF N0 0.UF N0 0.UF N0 0.UF RN Ohm RN Ohm RN Ohm RN Ohm RN Ohm RNF Ohm 0 RN Ohm RNH Ohm M 0 M 0 M # M R# M M W# M # OT M R# [0,] M W# [0,] M # [0,] N0 0.UF N0 0.UF N0 0.UF N0 0.UF RN Ohm RN Ohm RN Ohm RN Ohm RN Ohm RNF Ohm 0 RN Ohm RNH Ohm R K K M # M M M M M OT0 M [0,] R0 R 0# K 0# [,] Layout note: Place array cap close to each pullup resistors terminated to 0.V UTeK OMPUTR IN ize Project Name Rev ustom F0L R R TRM H Lin ate: Friday, May, 00 heet of.00

17 L Power V [] L_V_N VU R0 00KOhm r00 Q0 UMKN R 00KOhm V R0 00KOhm Q0 UMKN 0 0.UF/V T Q0 0 IV 0 0.UF/V c00 L0 V_L /00Mhz VL 0 0.UF/V c UF/V 0 0 0UF/0V 0.UF/V c00 c00 R0 [] U_PP [] U_PN o-layout FOR MI L0 /00Mhz RN0 RN0 I/O UP UP- 0 I/O V V R0 MOhm 0.0UF/V Q0 N00 I/O Z0-0 I/O IO L_KOFF#:When user push "FnF" button, IO active this pin to turn off back light. [] LI_# V_ [] L_KOFF# LI_# [] L_KLTN_V From brightness control [0,,,] PI_RT# To Lid witch When in,plug cable varify hi Voltage? 0 V LI_# 0 NW LI# R 00KOhm r00 0 TWPT 0 TWPT R0. Item R0 V [] L_L_PWM [] L_KLT_TRL R.KOhm % LI_#_ON _T_Y L_N V L L 00PF/0V 0.UF/V [] LV_L0N [] LV_L0P [] LV_LN [] LV_LP [] LV_LN [] LV_LP [] LV_LLKN [] LV_LLKP [] I_LK [] I_T L0 /00Mhz L KOhm/00Mhz KOhm/00Mhz L_PWM_ON KOhm/00Mhz U0 Vdd OUTPUT H0-W- I_LK I_T VIN_INV L_N_ON UF/V 00PF/0V L LV/Inverter/ conn. LV_L0N LV_L0P LV_LN LV_LP LV_LN LV_LP LV_LLKN LV_LLKP 00PF/0V 00PF/0V J0 I I WTO_ON_0P P/N:000 R0. Item LV_U0N LV_U0P LV_UN LV_UP LV_UN LV_UP LV_ULKN LV_ULKP L0 R0 0 0.UF/V c00 able Requirement: Impedence: 00 ohm /- 0% Length Mismatch <= 0 mils Twisted Pair(Not Ribbon) Maximum Length <= " LV_U0N [] LV_U0P [] LV_UN [] LV_UP [] LV_UN [] LV_UP [] LV_ULKN [] LV_ULKP [] /00Mhz V V_L L /00Mhz 0UF/0V UP- UP 0.UF/0V c00 V UTeK OMPUTR IN LV & INVRTR Xinghua_hen ize Project Name Rev ustom F0Q ate: Friday, May, 00 heet of.00

18 0 0.UF/0V V R HYN_RT I/O I/O V I/O 0 I/O RN LU [] RT_R Layout note: Near U00 R %.ohm PF/0V c00 JP0 HORT_PIN 0ohm R R % L 0.0uH PF/0V c00 0PF/0V c00 heck power V V V [,,,,,,,,,0,,,,,,,,,,,,,,0,,,,] V [,,,,,,,0,,,,] Z0-0.ohm JP0 0ohm L ohm RN RN_ON [] RT_RN J0 HORT_PIN 0.0uH 0 V R P_ R0 VYN_RT 0 % PF/0V NP_N % PF/0V c00 0PF/0V c00 c00 ohm R_ON RN_ON HYN.ohm JP0 0ohm L ohm LU LU_ON [] RT_LU HORT_PIN 0.0uH VYN R R 0 % PF/0V 0PF/0V % PF/0V c00 c00 c00 V NP_N P_ R U0 O# V L [] RT_VYN /00Mhz V VYN_RT Y LVV 00K Q0 UMKN 0 PF/V U0 V L O# V c00 /00Mhz [] RT_HYN HYN_RT HYN NW V Y V V RN0.KOHM RN0.KOHM Q0 UMKN LVV R0. Item PF/V c00 _U_P RN0.KOHM RN0.KOHM Q0 UMKN _RT _RT Q0 UMKN R0 R0 0 0 [] RT T 00V0 00V0 [] RT LK UTeK OMPUTR IN RT Xinghua_hen ize Project Name Rev F0Q Friday, May, 00 ate: heet of.00

19 M ON. FOR M H0 H0 M- M- J0 P/N:N0M00- for high limit [] Z_OUT_M [] Z_YN_M [] Z_IN_M [] Z_RT#_M R0 r00 Ohm TO_ON_P NP_N 0 0 R0 Z_LK_M [] V FOLLOW FV NP_N 0 V 0 PF/0V P/N:000 ON FOLLOW FV 0 0.UF/V c00 UTek OMPUTR IN. Li-Te Rd.,Peitou, Taipei,Taiwan, RO Title M ON Xinghua_hen ize ocument Number Rev ustom F0Q.00 ate: Friday, May, 00 heet of

20 Reserved R to VU for Wake on WLN function! VUX_OLN.V.V [,,,,,,,0,] V V [,,,,,,,,] V V [,,,,,,,,,,,,,,,,,,,,,,,0,,,,] R00 V R00 V VUX VUX_OLN:.00V~.V Max= 00 m.v:.v~.v Max= m R00 R00 R00 VU V V WLN P/N : VUX_OLN.V R00 J00 WLN_WK# [,,] PI_WK# WK#.V_ R0 [] T_HT T_T R0 [] T_HLK T_HLK.V_ T00 LKRQ# Reserved Reserved 0 [] LK_PI_WLN# RFLK- Reserved [] LK_PI_WLN RFLK Reserved VUX Reserved Reserved RF_V_ON Reserved W_IL# 0 PRT# R0 PI_RT# [,,,] [] PI_RXN_IH PRn0.Vaux [] PI_RXP_IH PRp0.V_ Reserved 0 R0 L_ [,,,,,] [] PI_RXN_MINIR PTn0 Reserved R0 _ [,,,,,] [] PI_RXP_MINIR VUX_OLN PTp0 0 Reserved Reserved Reserved Reserved 0 H00 H00 Reserved N 0M0-0M0- Reserved L_WLN# T00 Reserved N Reserved.V_ Reserved 0 Reserved0.V_ NP_N NP_N MINI_PI_LTH_P R00 00KOhm Int. PU for Windigo r00 VUX_OLN Intel P(0):Internal Pull UP 0Kohm VUX_OLN 0 WLN_ON [] 00 c00 0UF/0V 00 c00 0.UF/V 00 c00 0.UF/V UF/0V c UF/0V c00.v [,,] RF_ON_W# Q00 N U/0V 0.U 0.U Title UTek OMPUTR IN. Li-Te Rd.,Peitou, Taipei,Taiwan, RO MINI R--() Xinghua_chen ize ocument Number Rev ustom F0Q.00 ate: Friday, May, 00 heet 0 of

21 V [] U_PN [] U_PP o-layout FOR MI /00Mhz L0 RN0 For Intel Wireless oxistence ystem UP- UP [0] T_HT [0] T_HLK 0 0.UF/V TON max. 0m J0 I 0 I WTO_ON_P PN:0000 RN0 V Low -> iable High -> nable TON R0 0KOhm 0 T_ON [] [0,,] RF_ON_W# RF_ON_W# Q0 N00 Finger Printer onn. FOLLOW F J0 V_FP L0 /00Mhz V J0 TO_0P FP_ON_P PN: UF/V 0 0UF/0V [] LK_TPMPI [,,,] LP_FRM# [,0,,] PI_RT# [,,,] LP_ V [,,,] LP_0 V R [] PM_U_TT# P_ NP_N P_ P_ P_ NP_N P_ P_ R0 U_LK [] LP_ [,,,] LP_ [,,,] INT_RIRQ [,] PM_LKRUN# [,] [] U_PN [] U_PP FOR MI L0 /00Mhz UP- UP I/O I/O 0 Z0-0 LK_TPMPI 0 0PF/0V c00 PN:0000J TPM Module ON RN0 RN0 I/O V V I/O 0 0.UF/V V V H0 0 c00 0.UF 0 c00 0.UF/V L_ UTeK OMPUTR IN ize Project Name Rev ustom F0Q /T,F/P& TPM xinghua_chen ate: Friday, May, 00 heet of.00

22 If don't support itpm,unstuff these V_PI V_PI R._() /itpm /itpm R0 R0 0.KOhm.KOhm 0.UF/V % % /itpm /itpm U0 [] PI_0# R0 V_PI_00 [] PI_O Ohm # V V_PI_0 O HOL# /itpm WP# K R0 Ohm PI_LK [] /itpm V I R0 Ohm PI_I [] TVF00 /itpm /itpm (Mb) R0 V UTeK OMPUTR IN ize Project Name Rev ustom itpm Xinghua_chen F0Q ate: Friday, May, 00 heet of.00

23 T H ON [] T_H_RXP0 [] T_H_RXN0 [] T_IH_RXN0 0 00P [] T_IH_RXP0 0 00P T_H_RXP0 T_H_RXN0 T_H_TXN0 T_H_TXP0 ifferential Pair J0 NP_N NP_N V ifferential Pair 0 0 V 0 V V 0 NP_N NP_N 0 0.U 0 0U/0V 0 0.U. 0 0.U 0 00UF/0V T_ON_P 000 T -ROM ON P/N:000J J0 T_O_RXP NP_N [] T_O_RXP T_O_RXN [] T_O_RXN P_ 0 00P T_O_TXN [] T_IH_RXN 0 00P T_O_TXP [] T_IH_RXP V 0 0.U. 0 0.U 0 00UF/0V V P P P P P P P_ P P P P NP_N P P T_ON_P PT O: Mount R0,R0,R0,R0,R0,R0 UTeK OMPUTR IN H & ROM Xinghua_hen ize Project Name Rev ustom F0Q ate: Friday, May, 00 heet of.00

24 [] U_PN UP- R0 MM_OPN_MIL 00KOhm Q0 r00 /00Mhz 0 L0 [] U_PP UP VU_ RN0 I00Y RN0 o-layout FOR MI Use IP0Z for layout symmetrical V_U /MI IP0Z r00_h J0 F0 I_ VU_ V I_ UP- T0- UP- UP [] U_PN./V R T U I_ R I_ 00UF/0V 00UF/0V /00Mhz.KOhm U_ON_XP L0 UP [] U_PP [] U_O# RN0 RN0 U R o-layout FOR MI.KOhm J0 I_ V I_ UP- T0- UP T0 0 I_ 0.U I_ U_ON_XP 0 0.UF/0V V V JP0 V_U U P/N:000 P/N:000 F0 R J0 VU_0 UP0- P_ 0 UP0 P_ 0./.V P_ R 0 P_ I/O I/O.KOhm UF/.V U_ON_XP VU_0 0.U [] U_O#0 P/N:000 V I/O I/O V_U R.KOhm U* R0. Item [] U_PN0 FOR MI UP0- Z0-0 [] U_PP0 RN0 RN0 o-layout /00Mhz L0 UP0 UTeK OMPUTR IN ize Project Name Rev ate: Friday, May, 00 heet of ustom F0Q U PORT Xinghua_chen.00

25 V trap Z_OUT R0 KOhm [] IH_TP [0] [0] [] [0] [] [] [0,] [] Z_LK_U Z_LK_M Z_YN_U Z_YN_M Z_RT#_U Z_RT#_M Z_OUT_U Z_OUT_M V_RT V_RT RTRT# R delay should be ms~ms R R R R R R R R0 R0 0K R0 0K Ohm Ohm Ohm Ohm Ohm Ohm Ohm Ohm T 0 UFR 0 UFR JRT RT_RT# JRT RT_RT# Z_LK Z_YN Z_RT# Z_OUT [].V_OV Z_LK PF/0V PF/0V PF/0V /MI [] [] H=. mm.v_ov0 [0] [] V_RT [] [] X0.Khz RTX RTX Z_IN0_U Z_IN_M [] T_IH_RXN T_IH_RXP R0 0MOhm VU.V R R T_L# T_IH_RXN0 T_IH_RXP0 R R0 Int.P Int.P Int.P 0K RT_X RT_X KOhm R % % R KOhm.V_OV0 Z_LK Z_YN Z_RT# T T0 M %.Ohm Z_OUT PIO Int.P Int.P T_IH_TXN0 T_IH_TXP0 T_IH_TXN T_IH_TXP F0 F 0 F H F H J H F H J F U0 RTX RTX RTRT# RTRT# INTRUR# INTVRMN LN00_LP LN_LK V VP LN_RTYN LN_RX0 LN_RX LN_RX LN_TX0 LN_TX LN_TX LN_OK#/PIO LN_OMPI LN_OMPO H_IT_LK H_YN H_RT# H_IN0 H_IN H_IN H_IN H_OUT H_OK_N#/PIO H_OK_RT#/PIO TL# T0RXN T0RXP T0TXN T0TXP TRXN TRXP TTXN TTXP RT LP LN / LN PU IH T V [,,,,,] VP [,,,,,,,,,,] Part Number: Part Name & pec:. IHM () INTL QT0 FWH0/L0 FWH/L FWH/L FWH/L FWH/LFRM# LRQ0# LRQ#/PIO 0T 0M# PRTP# PLP# FRR# PUPWR INN# INIT# INTR RIN# NMI MI# TPLK# THRMTRIP# PI TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP T_LKN T_LKP TRI# TRI K K L K K J J N J J J F T L T F F H H J F H J 0 F0 H J J H Int.PU Int.PU Int.PU Int.PU Int.PU Int.PU R T R T0 T0 T0 R LP_0 [,,,] LP_ [,,,] LP_ [,,,] LP_ [,,,] LP_FRM# [,,,] 0T [] H_0M# [] H_PRTP# [,,] H_PLP# [] H_PWR [] H_INN# [] H_INIT# [] H_INTR [] RIN# [] H_NMI [] H_MI# [] H_TPLK# [] R0 T.Ohm LK_PI_T# [] LK_PI_T [].Ohm % VP R VP R0 Ohm H_FRR# [] IH_THRMTRIP# [] trap XOR hain ntrance trap IH_TP Z_OUT escription R0 KOhm RV nter XOR hain Normal Operation () et PIe port config bit IHM V R 0KOhm PIO PI OOT TRP 0 00PF/V T_IH_TXP0 T_H_RXP0 T_IH_TXN0 T_H_RXN0 0 00PF/V 0 00P T_IH_TXP T_O_RXP T_IH_TXN T_O_RXN T_H_RXP0 [] T_H_RXN0 [] T_O_RXP [] T_O_RXN [] <=> T H <=> T O T0 T0 TT_HOLR_P RTT V V_RT 0 R0 K 0 T UFR T 0 00P UTeK OMPUTR IN ize Project Name Rev ustom F0Q IH-M () Xinghua_chen Friday, May, 00 ate: heet of.00

26 VU VU [,0,,,,,0,,,,,] [] PI_INT# [] PI_INT# [] PI_INT# [] PI_INT# U F F F0 0 F 0 F F H H 0 H J J PI RQ0# NT0# RQ#/PIO0 NT#/PIO RQ#/PIO NT#/PIO RQ#/PIO NT#/PIO 0 0.UF/V c00 /0# /# /# /# IRY# PR PIRT# VL# PRR# PLOK# RR# TOP# TRY# FRM# PLTRT# PILK PM# Interrupt I/F PIRQ# PIRQ#/PIO PIRQ# PIRQF#/PIO PIRQ# PIRQ#/PIO PIRQ# PIRQH#/PIO IHM V F F F F R J F R H K F Int.PU Int.PU Int.PU Int.PU PI_RT# Int.PU T T T PI_RQ#0 [] PI_RQ# [] PI_RQ# [] PI_RQ# [] PI_INT# [] PI_INTF# [] PI_INT# [] PI_INTH# [] PI_NT#0 PI_IRY# [] PI_RT# [,0,,] T PI_VL# [] PI_PRR# [] PI_LOK# [] PI_RR# [] PI_TOP# [] PI_TRY# [] PI_FRM# [] PLT_RT# [,,] LK_IHPI [] PI_PM# [] 00 0P PI_MOI itpm nable High = nable Float = isable(efault) V R0 VU [0] [0] [0] [0] [] [] [] [] [] [] [] [] [] [] [] [] PI_RXN_IH PI_RXP_IH PI_RXN_LN PI_RXP_LN PI_RXN_IH PI_RXP_IH PI_RXN_MINIR PI_RXP_MINIR PI_RXN_IH PI_RXP_IH PI_RXN_NWR PI_RXP_NWR PI_RXN_ROON PI_RXP_ROON PI_TXN_ROON PI_TXP_ROON /itpm [] [] KOhm [] [] PI_LK PI_0# 0 0.UF/0V 0 0.UF/0V 0 0.UF/0V 0 0.UF/0V 0 0.UF/0V 0 0.UF/0V 0.UF/0V 0.UF/0V R0 R0 PI_TXN PI_TXP PI_TXN PI_TXP PI_TXN PI_TXP PI_TXN PI_TXP Ohm Ohm PI_# R0 Ohm PI_I R0 /itpm PI_O /itpm 0KOhm R U_O#0 0KOhm R U_O# U_O# 0KOhm U_O# 0KOhm U_O# 0KOhm RN00 U_O# 0KOhm U_O# 0KOhm RN00 NWR_O# 0KOhm 0KOhm R U_O# WLN_ON 0KOhm 0KOhm R U_O# /itpm /itpm T0 R. % N N P P L L M M J J K K H H F F F N N N P M N M M N N P P U0 PRn PRp PTn PTp PRn PRp PTn PTp PRn PRp PTn PTp PRn PRp PTn PTp PI-xpress irect Media Interface MI0RXN MI0RXP MI0TXN MI0TXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP PRn MI_LKN PRp MI_LKP PTn PTp MI_ZOMP MI_IROMP PRn/LN_RXN PRp/LN_RXP UP0N PTn/LN_TXN UP0P PTp/LN_TXP UPN UPP PI_LK UPN PI_0# UPP PI_#/PIO/LPIO UPN UPP PI_MOI UPN PI_MIO UPP UPN O0#/PIO UPP O#/PIO0 UPN O#/PIO U UPP O#/PIO UPN O#/PIO UPP O#/PIO UPN O#/PIO0 UPP O#/PIO UPN O#/PIO UPP O#/PIO UP0N O0#/PIO UP0P O#/PIO UPN UPP URI URI# IHM PI V V U U Y Y W W T T F R. F % U_PN0 U_PP0 U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP W W Y U_PN Y U_PP W U_PN W U_PP V U_PN V U_PP U U U U MI_RXN0 [] MI_RXP0 [] MI_TXN0 [] MI_TXP0 [] MI_RXN [] MI_RXP [] MI_TXN [] MI_TXP [] MI_RXN [] MI_RXP [] MI_TXN [] MI_TXP [] MI_RXN [] MI_RXP [] MI_TXN [] MI_TXP [] LK_PI_IH# [] LK_PI_IH [].V_PI_IH Int.P U_PN0 [] Int.P U_PP0 [] Int.P Int.P Int.P U_PN [] Int.P U_PP [] Int.P U_PN [] Int.P U_PP [] Int.P U_PN [] Int.P U_PP [] Int.P U_PN [] Int.P U_PP [] Int.P Int.P Int.P U_PN [] Int.P U_PP [] Int.P U_PN [] Int.P U_PP [] Int.P U_PN [] Int.P U_PP [] PLT_RT# U0 IN V IN OUTY LV0W R0 KOhm PLT_RT#_UF [,,] 0KOhm R 0KOhm RN 0KOhm RN M_LINK [] RIN# [] XTMI# [,] U_O# U_O# LK_# [] LK_ [] PI_NT#0 PI_# R0 KOhm IH oot IO elect NT#0 # LP H H R0 PI H L KOhm PI L H U 0 U onn. U N/ U amera U Finger Printer U luetooth U ard Reader U N/ U Newcard U U onn. U U onn. [] VOR_UV0 [] VOR_UV [] VOR_OV0 [] VOR_OV U_O# U_O# U_O# U_O# WLN_ON NWR_O# U_O#0 U_O# WLN_ON [0] NWR_O# [] U_O#0 [] U_O# [] UTeK OMPUTR IN ize Project Name Rev ustom F0Q IH-M () Xinghua_hen Friday, May, 00 ate: heet of.00

27 R M_LK L_ [,,,,0,] Q0 HN00 V IO_R VP_OV0.V_OV M_T For IO Recovery Place Near the Open oor Q0 HN00 R 0KOHM R V R 0KOhm R 0KOhm _ [,,,,0,] [] M_LINK [] RIN# [] [] [] [,] T0 [,] PM_U_TT# VU PM_MUY# TP_PI# TP_PU# PM_LKRUN# [0,,] PI_WK# [,] INT_RIRQ [] PM_THRM# [] [] T0 [] [,] [] T T0 [] [].V_OV K_I# VP_OV0 XTMI# 0_L_N T_ON T_L_N [0] PKR_IH [] MH_YN# [] IH_TP M_LK M_T LINKLRT# T M_LINK0 T M_LINK RIN# PM_U_TT# 0KOhm R0 K_I# PM_THRM# VRM_PWR_LKN T PIO IO_R VP_OV0 PIO _# 0_L_N PIO T_ON T_L_N TLKRQ# P_I P_I PIO.V_OV PKR_IH U0 MLK MT LINKLRT#/PIO0/LPIO MLINK0 MLINK F R M L 0 M J 0 H K F J L F H M J H0 J0 J RI# U_TT#/LPP Y_RT# PMYN#/PIO0 MLRT#/PIO TP_PI# TP_PU# LKRUN# WK# RIRQ THRM# VRMPWR T TH/PIO TH/PIO TH/PIO PIO LN_PHY_PWR_TRL/PIO NRY_TT/PIO TH0/PIO PIO PIO0 LOK/PIO PIO PIO TLKRQ#/PIO LO/PIO TOUT0/PIO TOUT/PIO PIO PIO/LPIO PKR MH_YN# TP PWM0 PWM PWM IHM M T PIO locks Y PIO Power MT MI PIO ontroller Link T0P/PIO TP/PIO TP/PIO TP/PIO LK LK ULK LP_# LP_# LP_# _TT#/PIO PWROK PRLPVR/PIO TLOW# PWRTN# LN_RT# RMRT# K_PWR LPWROK LP_M# L_LK0 L_LK L_T0 L_T L_VRF0 L_VRF L_RT0# L_RT# PIO/MM_L PIO0/U_PWR_K PIO/_PRNT PIO/WOL_N H F 0 H F P 0 0 M R 0 R R F F F 0 PIO VP_OV PIO P_I0 T0 PM TT# T0 PM_IH_PWROK Int.P T_LL# Int.PU R0 PMRMRT# R R L_LK0_L POWR PM_IH_PWROK L_T0_L R T0 L_VRF0 L_VRF R PIO0 _PRNT T0 T0 R R 00KOHM VP_OV [] U_LK [] PM_U# [] PM_U# [] PM_PRLPVR [,] T LK_PWR [] T0 PIO0_IH [] 0 0P PM_PWRTN# [] L_LK0 [] L_RT# [] PM_IH_PWROK [,] L_T0 [] 0 0P LK_IH [] LK_U [] R R0 0KOhm N/ R R 0KOhm IH_PWROK [] PM_RMRT# [] [] PI_INTH# [] PI_RQ#0 [] PI_TRY# [] PI_RQ# [] PI_INT# [] PI_FRM# [] PI_RQ# [] PI_INT# [] PI_RR# [] PI_IRY# [] PI_INTF# [] PI_INT# [] PI_INT# [] PI_INT# [] PI_RQ# [] PI_TOP# [] PI_VL# [] PI_INT# [] PI_PRR# [] PI_LOK# PI_INTH# RP00.K 0 PI_RQ#0 RP00.K 0 PI_TRY# RP00.K 0 RP00.K 0 PI_RQ# RP00.K 0 RP00F.K 0 PI_FRM# RP00.K 0 PI_RQ# RP00H.K 0 RP0.K 0 RP0.K 0 PI_RR# RP0.K 0 RP0.K 0 PI_IRY# RP0.K 0 RP0F.K 0 PI_INT# RP0.K 0 RP0H.K 0 PI_INT# RP0.K 0 PI_RQ# RP0.K 0 PI_TOP# RP0.K 0 PI_VL# RP0.K 0 RP0.K 0 PI_PRR# RP0F.K 0 RP0.K 0 PI_LOK# RP0H.K 0 V INT_RIRQ R 0KOhm V V R R.KOhm.KOhm L_VRF L_VRF0 0 R 0.UF/0V Ohm 0 0.UF/0V R Ohm P_VI : PROJT O V V V P_VI 0 R0 R0 R M F K 0K 0K P_I0 P_I P_I [] PI_PM# T_ON M_LK M_T T_LL# LINKLRT# M_LINK0 PIO0 PI_WK# T_L_N PM_U_TT# _# K_I# R 0KOhm R0.K R.K R R R R R R R R 0KOhm 0KOhm 0K 0KOhm R0.K 0KOhm 0K 0K R 0KOhm 0KOhm VU VU R follow F. [,,,,0,] [,,,,0,] L PM_IH_PWROK PMRMRT# VRM_PWR_LKN PM_IH_PWROK L PM_THRM# PIO R0. Item 0 VP_OV 0 T 0 R R 0 R.K R.K R R 0KOhm 0KOhm VRM_PWR_LKN 0KOhm V VU_ [] TP_PI# R0 0K TP_PU# R 0K PM_LKRUN# R 0KOhm PIO R 0KOhm PIO R 0KOhm PIO R 0KOhm 0_L_N R 0KOhm PKR_IH R KOhm R R R PIO R 0KOhm T V 0KOhm 0KOhm 0KOhm _PRNT R 0KOhm PMRMRT# R0 0KOhm 0_L_N R 0KOhm T_L_N R 0KOhm VRM_PWR VRM_PWR_LKN R 0KOhm R0 0KOhm 0 NW V VU _LK_N [] R R 0KOhm 0K PIO 00KOhm R Q0 N00 LK_N# [] UTeK OMPUTR IN IH-M () Xinghua_chen ize Project Name Rev ustom F0Q Friday, May, 00 ate: heet of.00

28 VRFU.V_PI_IH V_RT V V VU VU.V.V_PI_IH.V.V.V V.V V.V_PI_IH VP_IH.V VP VP_IH V V VU VU V VP VP_IH.V VP ize Project Name Rev ate: heet of ustom Friday, May, 00 UTeK OMPUTR IN IH-M ().00 F0Q Xinghua_hen ize Project Name Rev ate: heet of ustom Friday, May, 00 UTeK OMPUTR IN IH-M ().00 F0Q Xinghua_hen ize Project Name Rev ate: heet of ustom Friday, May, 00 UTeK OMPUTR IN IH-M ().00 F0Q Xinghua_hen 0UF/.V 0UF/.V 0UF/.V 0UF/.V 0 UF/0V 0 UF/0V 0.UF/0V 0.UF/0V UF/.V UF/.V 0.uF/0V 0.uF/0V 0.UF/0V 0.UF/0V 0 0UF/V 0 0UF/V 0 T 0 T 0.UF/0V 0.UF/0V UF/.V UF/.V 0.UF/0V 0.UF/0V 0.uF/0V 0.uF/0V 0 UF/.V 0 UF/.V 0.uF/0V 0.uF/0V T0 T0 VRF VRF_us Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc 0 Vcc Vcc Vcc Vcc F Vcc Vcc H Vcc H Vcc J Vcc J Vcc 0 K Vcc K Vcc L Vcc L Vcc L Vcc M Vcc M Vcc N Vcc N Vcc N Vcc 0 P Vcc P Vcc R Vcc R Vcc R Vcc R Vcc T Vcc T Vcc T Vcc T Vcc 0 U Vcc VccMIPLL R Vcc Vcc Vcc Vcc Vcc F VccTPLL J Vcc J Vcc Vcc 0 VccUPLL J VccLN_0_ 0 VccLN_0_ Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ F Vcc_0_ L Vcc_0_ L Vcc_0_ L Vcc_0_0 L Vcc_0_ L Vcc_0_ L Vcc_0_ M Vcc_0_ M Vcc_0_ P Vcc_0_ P Vcc_0_ T Vcc_0_ T Vcc_0_ U Vcc_0_0 U VccLN VccLN VccH J VccusH J V_PU_IO_ V_PU_IO_ Vcc F Vcc 0 Vcc Vcc J Vcc J Vcc K VccRT Vccus Vccus Vccus Vccus Vccus T Vccus T Vccus T Vccus T Vccus 0 T Vccus T Vccus U Vccus U Vccus V Vccus V Vccus W Vccus W Vcc 0 Vccus_0_ Vccus_0_ F Vcc Vcc Vcc Vcc Vcc Vccus F Vcc Vcc Vcc_0_ V Vcc_0_ V Vcc_0_ V Vcc_0_ V Vcc_0_ V Vcc_0_ V VccLN VccLN VccLN VccLN VccLN_ VccLNPLL Vcc Vccus Y Vccus Vccus F VccMI_ Y VccMI_ W VccL_0 VccL VccL VccL_ Vcc W Vcc V Vcc U Vcc W Vcc U Vcc V Vcc K Vcc Y Vcc Y Vcc Vcc H Vcc J Vcc Vcc F Vccus Y Vcc F0 Vcc Vcc 0 Vcc 0 Vcc 0 Vcc 0 Vcc Vcc Vcc Vcc J0 Vcc H0 Vcc Vcc Vcc Vcc 0 Vccus 0 T OR VP TX RX U OR PI LN POWR VP_OR VPU VPU U0F IHM OR VP TX RX U OR PI LN POWR VP_OR VPU VPU U0F IHM 0.UF/0V 0.UF/0V 0 0.uF/0V 0 0.uF/0V T0 T0 R0 R0 0.UF/0V 0.UF/0V 0 UF/.V 0 UF/.V 0.uF/0V 0.uF/0V.UF/.V.UF/.V 0 0.UF/0V 0 0.UF/0V.UF/.V.UF/.V.UF/.V c00.uf/.v c00 0.UF/0V 0.UF/0V 0 UF/.V 0 UF/.V L0 /00Mhz L0 /00Mhz R0 R0 0.0UF/V 0.0UF/V 0 T 0 T T0 T0 UF/.V UF/.V Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss0 Vss Vss Vss Vss Vss Vss 0 Vss Vss Vss Vss0 Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss0 Vss Vss Vss Vss Vss Vss 0 Vss Vss Vss Vss0 Vss Vss F Vss F Vss F Vss F Vss H Vss F Vss F Vss F Vss0 F Vss F Vss Vss Vss Vss 0 Vss Vss Vss Vss Vss0 H Vss H Vss H Vss H Vss H Vss H Vss H Vss H Vss H Vss H Vss0 J Vss J Vss J Vss J Vss Vss Vss Vss Vss 0 Vss Vss0 Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss0 Vss Vss F Vss F Vss F Vss Vss Vss Vss Vss00 Vss0 Vss0 Vss0 H Vss0 H Vss0 H Vss0 H Vss0 H Vss0 J Vss0 J Vss0 J Vss Vss K Vss K Vss L Vss L Vss L Vss L Vss L Vss L Vss0 L Vss M Vss M Vss M Vss M Vss M Vss M Vss M Vss M Vss M Vss0 N Vss N Vss N Vss N Vss N Vss N Vss N Vss N Vss N Vss N Vss0 P Vss P Vss P Vss P Vss P Vss P Vss P Vss P Vss P Vss P Vss0 P Vss P Vss R Vss R Vss R Vss R Vss R Vss R Vss R Vss R Vss0 R Vss T Vss T Vss T Vss T Vss T Vss T Vss T Vss U Vss0 U Vss U Vss U Vss U Vss U Vss Vss U Vss U Vss U Vss Vss00 Vss0 Vss0 Vss0 H Vss0 H Vss0 J Vss0 J Vss0 J Vss0 J Vss0 Vss0 Vss V Vss0 V Vss V Vss V Vss V Vss Vss V Vss V Vss V Vss W Vss W Vss W Vss0 Y Vss Y Vss Y Vss Y Vss Y Vss Vss H Vss F Vss Vss U0 IHM U0 IHM UF/.V UF/.V L0 /00Mhz L0 /00Mhz 0.uF/0V 0.uF/0V UF/.V UF/.V L0 /00Mhz Irat=00m L0 /00Mhz Irat=00m 0.UF/0V 0.UF/0V 0.UF/0V 0.UF/0V 0 UFR 0 UFR UF/.V UF/.V 0 0.UF/0V 0 0.UF/0V UF/.V UF/.V R0 R0 0 0.uF/0V 0 0.uF/0V L0 /00Mhz L0 /00Mhz 0.UF/0V 0.UF/0V UF/.V UF/.V 0UF/.V 0UF/.V 0.UF/0V 0.UF/0V 0 UFR 0 UFR 0 T 0 T 0.uF/0V 0.uF/0V R0 R0

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Project Code & Schematics Subject:

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date)   Project Code & Schematics Subject: Page of chematics Page 0 chematics Page Index 0 lock iagram 0 Penryn(HOT U) / 0 Penryn(HOT U) / 0 Penryn (Power/nd) / 0 LOK N 0 antiga (HOT) / 0 antiga (MI) / 0 antiga (RPHI) / 0 antiga (RII) / antiga

More information

A8Jp/Jv/Je/Jn/Fm SCHEMATIC

A8Jp/Jv/Je/Jn/Fm SCHEMATIC Jp/Jv/Je/Jn/Fm HMTI P 0 0 0 0 ontent YTM P RF. Merom PU () Merom PU () PU P/THRML NOR LOK N. alistoga--pu alistoga--pi alistoga--r alistoga--powr alistoga--n alistoga--trap R O-IMM_0 R O-IMM_ R R TRMINTION

More information

F8V L80V N80V N81 Montevina Block Diagram

F8V L80V N80V N81 Montevina Block Diagram FV L0V N0V N Montevina lock iagram _IN & T ON PE 0 Penryn W & LE PE HMI RT PE PE LV & INV PE INTERNL KEYOR TOUH P PE IR IO PI ROM MI IN HP&PIF OUT OPMP PE Internal MI ON PE PE PE 0 V aughter PE FVa: M

More information

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_ : PENRYN/NTI/IH9-M/N9M- LOK IRM mall-oard ub-oard R VRM*(MX) RT MI PREMP & INT MI LZI M UIO OR L0 PE mall-oard LV HMI TouchPad PE IO PI ROM PE INTERNL KEYOR PE PE PE PE UIO_MP & INT PK PE PE PE PE nvii

More information

M630/M640 Main Board.

M630/M640 Main Board. chematics Page Index ( / Revision / hange ate) Page of chematics Page Rev. ate Page 0 chematics Page Index 0 lock iagram 0 Merom(HOT U) / 0 Merom(HOT U) / 0 Merom(Power/nd) / 0 0 LOK N 0 restline (HOT)

More information

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU.

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU. M lock iagram RII lot 0 RII lot Power witch RJ ONN Line In INT.PKR Line Out (PIF) RJ INT. MI rray igital HMI (PIF),, Mini ard_ Robson Mic In -T ONN RII hannel RII hannel MP MP MOM -T IL 0/00 ontroller

More information

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Rev M/B P/N:

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Rev M/B P/N: Page 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram Merom(HOT U) / Merom(HOT U) / Merom(Power/nd) / LOK N restline (HOT) / restline (MI) / restline (RPHI) / restline (RII) /

More information

Pamirs UMA Block Diagram

Pamirs UMA Block Diagram RJ ONN /IO/MM M/M Pro/x LK N ILPRKLFT-P RII / lot 0 RII / Ricoh R ardreader 0/00 NI Marvell 0 lot, Pamirs UM lock iagram RII hannel R II hannel PI LI Intel PU Meron M/M V F: or 00 MHz,, Host U /MHz restline-m/ml

More information

T53S Main BD. R1.2 Block Diagram

T53S Main BD. R1.2 Block Diagram T Main. R. lock iagram LV PE Merom PU LV / ULV PE, F F 00/ MHz LOK EN. ILPRLF-T PE FN Thermal sensor PE 0 RT HMI PE PE M Nvidia NP- M PE 0,,,,,, PE udio L PE,, 0 F PI-E X zalia LP restline PM PE 0,,,,,

More information

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD 0_lock iagram 0_ystem etting 0_PU-YONH(HOT) 0_PU-YONH(PWR) 0_N-M(HOT) 0_N-M(MI & F) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM() _-IHM() _-IHM() _-IHM(PWR) 0_R O-IMM0 _R O-IMM _R TERMINTION

More information

CPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76

CPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76 0 lock iagram * 0 0 0 0 ystem etting * 0_PU-Merom(HOT) 0_PU-Merom(PWR) U ONN * I ROM * Fv/c 0 * 0 0_RETLINE(HOT) 0 0_RETLINE(MI & F) 0 0_RETLINE(RPHI) 0 0_RETLINE(R) 0 _RETLINE(PWR) _RETLINE(PWR) _RETLINE()

More information

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34 MYLL lock iagram a. Line In b. Mic In c. INT Mic d. Line Out e. INT.PKR R II O-IMM R II O-IMM P Layer tackup L: ignal L: V L: ignal L: ignal L: N L: ignal ~ LK N. IT V odec L OP MOM M ard ~ RM U / MHz

More information

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader YTM / TP0 LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz alistoga, PI xpress x V_ R_VRF_0 TI RT V M Ver.: MP / MP R Ver.:

More information

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M Project Name :IIx Platform : eleron + 0 + Park + IHM PE..... PU... 0_FF. 0...... -IHM.... 0.......... 0....... POWER... 0. ONTENT INEX YTEM LOK IRM POWER IRM & EQUENE Power on equence iagram PU Penryn

More information

Mocha-1 Block Diagram

Mocha-1 Block Diagram May.0 Thermal ensor MX I us / M us us witch I 0 -in- lot RJ onn udio odec IOU ard Mus UNUFFR R OIMM Normal ocket 0-PIN R OIMM UNUFFR R OIMM Reverse ocket T H Media ard Reader U U.0 H U.0 H Media lice Finger

More information

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec YTM / MX lock iagram RTMT-.00.0W P TKUP YTM / Max.00.00, TV Out TOP INPUT OUTPUT R LK N. / MHz, R / MHz /MHz Mobile PU Yonah eleron M HOT U 00//MHz@.0V alistoga TL+ PU I/F R Memory I/F INTRT RHPI Project

More information

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802.

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802. Y lock iagram INPUT OUTPUT R LK N. IT V / MHz, R / MHz INT.PKR RJ MOM M ard H 0 ROM 0 Mobile PU Yonah eleron M, T PT HOT U 00//MHz alistoga,,, MINI U TXFM Phone lue-tooth OM LPT U x port U P RT PORT PORT

More information

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E 0 0 0 0 0 0 0 lock iagram ystem etting * PU-YONH(HOT) PU-YONH(PWR) * N-PM(HOT) * U ONN * I ROM * LE * R Mx x Option PU YONH MEROM W W LOK EN I 0 FJr 0 0 0 N-PM(MI & F) N-PM(RPHI) N-PM(R) N-PM(PWR) 0 &

More information

RP-note4 Block Diagram

RP-note4 Block Diagram H F 0 pril 0 '0 Keyboard Light R Termination,ecap, FN Thermal ensor MX0 TPM(T0) RFI (P0) HP OUT 0 HP OUT Int. MI MI IN Mus MI IN tereo peaker x UNUFFR R OIMM Normal ocket 00-PIN R OIMM UNUFFR R OIMM Normal

More information

4, 5. SVIDEO/COMP LVDS TPS51100(G2997) ,13. Marvell 88E Mini Card. abgn/bg 23. (100mA) INT.MIC. PCIex1.

4, 5. SVIDEO/COMP LVDS TPS51100(G2997) ,13. Marvell 88E Mini Card. abgn/bg 23. (100mA) INT.MIC. PCIex1. Volvi lock iagram YTM / MX LK N. Merom -00 INPUT OUTPUT T-0 P TKUP eleron M 0 (I LPR0).0 :.MROM.0U TOP V_(). :.MROM.0U, TOUT R / MHz R, /MHz Mobile PU HOT U /MHz@.0V Intel L0 TL+ PU I/F R Memory I/F INTRT

More information

THERMAL EMC2102 CRT 17 LCD HDMI MXM CONN. CardReader JMicro JMB385 LAN. MS/MS Pro/xD /MMC/SD. Giga LAN 88E PWR SW. New card. Mini Card.

THERMAL EMC2102 CRT 17 LCD HDMI MXM CONN. CardReader JMicro JMB385 LAN. MS/MS Pro/xD /MMC/SD. Giga LAN 88E PWR SW. New card. Mini Card. iger lock iagram LK N. I LPRKLFT R IMM /00 MHz INT.MI Line In MI In INT.PKR Line Out (PIF) RJ R IMM /00 MHz odec L V OP MP Q OP MP MOM M ard IO/H Mb /00MHz /00MHz ZLI PI H T O T T Mobile PU HOT U /00/0MHz@.0V

More information

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation Inventec orporation R& ivision oard name : Mother oard chematic Project : Z (anta Rosa) Version : 0. Initial ate : March 0, 00 Inventec orporation F, No., ection, Zhongyang outh Road eitou istrict, Taipei

More information

立成网. 视频教程 LICHENGNB.COM

立成网. 视频教程 LICHENGNB.COM 本图纸版权属原厂家所有 仅在服务该产品使用者时使用 YTM / TP0 Project code: 9.Q0.00 INPUT OUTPUT LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz

More information

L53II0 M/B and Daughter P/N LIST:

L53II0 M/B and Daughter P/N LIST: Model : LII0 P P/N:L00- P P/N:L00- Intel Merom PU + M + IH-M hipset LII0 M/ and aughter P/N LIT: LII0 M/ ffiliated FF/able P/N LIT: P0 INEX P0 YTEM LOK IRM P0 POWER IRM & EQUENE P0 PIO & POWER ONUMPTION

More information

Z96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE

Z96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE 0_lock iagram 0_ystem etting 0_Merom PU () 0_Merom PU () 0_PU P. 0_PM--PU () 0_PM--R/PE () 0_PM--R U () 0_PM--PWER () 0_PM--PWER () _PM--/TRPPIN () _IHM() _IHM() _IHM() _IHM--PEW/ () _R -IMM0 _R -IMM _R

More information

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE ER_P MIN OR 00.. Tuesday, March 0, 00 TE HNE NO. X0 REV EE TE POWER TE RWER EIN HEK REPONILE IZE= VER: FILE NME: XXXX-XXXXXX-XX P/N XXXXXXXXXXXX INVENTE ER_JM OE IZE O.NUMER REV --00-L X0 X0 HEET . chematic

More information

FOXCONN Title Index Page

FOXCONN Title Index Page Page 0 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram LOK N (K0) MROM(HOT U) / MROM(HOT U) / MROM(Power/nd) / restline (HOT) / restline (MI) / restline (RPHI) / restline (RII)

More information

Caramel-1 Block Diagram

Caramel-1 Block Diagram JUL'0 Thermal ensor MX I us / M us us witch I -in- lot RJ onn udio odec IOU ard Mus UNUFFR R OIMM Normal ocket 0-PIN R OIMM UNUFFR R OIMM Reverse ocket T H Media ard Reader U U.0 H U.0 H Media lice luetooth

More information

Canary2 Block Diagram

Canary2 Block Diagram anary lock iagram 0- V_0 0V_0 Line Out R II IN LK N. IT V RJ- RIL PORT, RT HOT U lviso-m MI I/F IH-M PT Port Replicator ( PIN) PRINTR MHz 00MHz ROM 0 P PI U LP U MI LIN IN LIN OUT TV OUT K TM R 00/MHz

More information

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1 TERE lock iagram PE FN ENR M0RMZ PE, PU T00 xx,xx eries PE PE LK EN 0 HRER RUT F MHz Power n equence PE 0 TP PE PE LV & NV RT MH-M alistoga ML 0:00000 PE,,,,0, M nterface R-MHz ual hannel R PE,, -MM X

More information

Z62Ha CPU. Card Reader TPM 1.2 GIGA LAN NEWCARD DDR2 SO-DIMM1 DDR2 SO-DIMM2 AZALIA CODEC CLOCK GEN MDC CONN. DDR2 32MX16M X4. Touch Pad.

Z62Ha CPU. Card Reader TPM 1.2 GIGA LAN NEWCARD DDR2 SO-DIMM1 DDR2 SO-DIMM2 AZALIA CODEC CLOCK GEN MDC CONN. DDR2 32MX16M X4. Touch Pad. lock iagram R MXM X L RT Internal K Touch Pad ynaptics TI PU M- ebug onnector TPM. INFINEON L PU MEROM ocket-p NORTH RIE I OUTH RIE R single hannel- R single hannel- MUTIOL MHz ITP ONN. LOK EN I LPR00

More information

S Note-3 Block Diagram

S Note-3 Block Diagram Jan. ' Keyboard Light Thermal ensor MX99 LM I us / M us TML TRFN LIN OUT Int. MI MI IN RJ ONN Mus UNUFFR On-oard R OIMM x,,,, H 9 -PIN R OIMM UNUFFR R OIMM ocket, OP MP MX9 9 O 9,, Modem/luetooth U U lock

More information

Leopard2 Block Diagram

Leopard2 Block Diagram LK N I0 Leopard lock iagram Mobile PU othan V_UX onn PMI Power LOT witch TP0 /M in ard lost PI RU /M/MM/M lviso Host U 00/MHz V TI MP Mini-PI 0.a/b/g RJ ONN RJ ONN 0, 0/00 RTL00 MOM M ard, PI U -LINK,,,,,0,,,

More information

PART for BOM only 02G GPU NB8M

PART for BOM only 02G GPU NB8M RT_TY P PRT for OM only Function U Partnumber RT TY 000 LOTION Temp Modify 0: elete E,,,, already have in location elete E, No space to add elete,,0,,,,,,, No space to add TT PU NM 00000 Title Revision

More information

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA lba iscrete TI M-LP gr chematics ufp Mobile Penryn Intel antiga-pm + IHM 00-0- REV : : Nopop omponent M : Pop when antiga is M PM : Pop when antiga is PM /P : OM control if antiga is PM Wistron

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

X51C Main BD. R1.0 BLOCK DIAGRAM

X51C Main BD. R1.0 BLOCK DIAGRAM X Main. R.0 LOK IRM Merom PU LOK EN. ILPRLF-T PE ufp FN + Thermal sensor PE, PE 0 PE LV i0elv F 00 MHz PE TV PE RT im TE R MHz R-II O-IMM X PE,, PE PE 0,,,,,, MI * PIE * Miniard WLN onn. PE New ard onn

More information

AG1(Alviso) Block Diagram 2005/11/01

AG1(Alviso) Block Diagram 2005/11/01 (lviso) lock iagram 00//0 LK N. Mobile PU Project ode:.0.00 P:0-0 Line Out R II 00 MHz R II 00 MHz Line In Int. MI In INT.PKR P Layer tackup L: ignal L:V L: ignal L: ignal L: N L: ignal IT V,, odec L OP

More information

Morar Block Diagram 2005/05/28

Morar Block Diagram 2005/05/28 Morar lock iagram 00/0/ LK N. Mobile PU Project ode:.0.00 YTM / TP0, P:00- R II 0 MHz R II 0 MHz IT V,, HOT U Intel 0ML MI I/F 0MHz 00MHz,,,,0 R_VRF V_ R_VRF_ Line In Int. MI In, odec L 0MHz 0MHz LINK

More information

SWITCH BD ASSY R40II1 REV:02 PCB SW BD R40IIx REV *11.50*1.2 6L +*V_AUX +*V +*V_LDO +*V_DDR OFF. AC/DC S4/Moff (Suspend to Disk) OFF OFF OFF

SWITCH BD ASSY R40II1 REV:02 PCB SW BD R40IIx REV *11.50*1.2 6L +*V_AUX +*V +*V_LDO +*V_DDR OFF. AC/DC S4/Moff (Suspend to Disk) OFF OFF OFF Intel Penryn PU + antiga + IHM hipset R0IIx M/ / 0 VER PE 0 0 LK IRM MIELLNEU 0 PI 0 0 PU Penryn of PU Penryn of 0 N antiga of 0 N antiga of 0 N antiga of 0 N antiga of N antiga of N antiga of LK ENERTR

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25 LT- lock iagram YTEM / TP0 INPUT OUTPUT 0 /MM M/M Pro/x 0 RJ ONN EXT MI LK EN ILPR Thermal ensor/ Fan control MT RII / RII / lot lot Ricoh R ardreader OROM M0/M 0/00M/000M TLE RJ ML0 ONN RELTEK H UIO OE

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

C45/C46 Block Diagram

C45/C46 Block Diagram / lock iagram LK EN I LPR.00.00W Mobile PU Merom /., Project code:.u0.00 Project code:.v00.00 P Number : 0 Revision : - YTEM / TP0 INPUT TOUT OUTPUT V_() V_() YTEM / INPUT TOUT OUTPUT 0V_0(.) V_(.) R /

More information

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th n r t d n 20 0 : T P bl D n, l d t z d http:.h th tr t. r pd l 46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l

More information

Th pr nt n f r n th f ft nth nt r b R b rt Pr t r. Pr t r, R b rt, b. 868. xf rd : Pr nt d f r th B bl r ph l t t th xf rd n v r t Pr, 00. http://hdl.handle.net/2027/nyp.33433006349173 P bl D n n th n

More information

SHINAI-3 Switchable Graphics System Block Diagram

SHINAI-3 Switchable Graphics System Block Diagram Keyboard Light HINI- witchable raphics ystem lock iagram P Layer tackup L: TOP L: INL RT Port Thermal ensor M 0 I / M us us witch I." WX+ RT LTION P connector isplay port to ocking M us Touch creen 0 UIO

More information

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5 ate: may 0 Kiad.... ize: Id: / RPIVR alarm v. File: rpialarm.sch heet: / pittnerovi.com P0 P P 0 P0 PI VR_ IRQ IRQ VR_ V R0 00k RFM_IRQ PWM LOOP LOOP0 comm comm.sch 00uF/.V R0 00k V VR_ K VR_ V V RT P0

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM WJ: YONH/LITO-PM/M LOK IRM PE LOK EN. I0 PE 0 MI PREMP & INT MI PE 0, PE PE PE R VRM* F TV OUT ZLI M PE LV RT ZLI L0 UIO_MP & INT PK PE PE PE nvii M PE,,,0,, PIF JK zalia PIE LP T PE,, PE,,,,0,, Yonah

More information

2007/7/15. DDR2 x 1. DDR2 x 1 SATA1. 4 x SATA150,300 ports SATA2 SATA3 SATA4 IDE X1. USB2.0 8 ports WIFI. BIOS Flash ROM (SPI)

2007/7/15. DDR2 x 1. DDR2 x 1 SATA1. 4 x SATA150,300 ports SATA2 SATA3 SATA4 IDE X1. USB2.0 8 ports WIFI. BIOS Flash ROM (SPI) PI-EX x lot ch udio PI-EX x lot LN THERO RELTEK L PI lot PI lot V PKPL-VM/I PI-EX x PI-EX x PI-EX x zalia V PI U MHz Intel L Pentium (90/nm).Hz PU Intel MH earlake (North ridge) F 00/0/MHz MI U Intel IH

More information

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2.

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2. R lock iagram LK EN. / MHz R MI In x I LPR / MHz odec L /MHz ZLI OP MP Q INT.PKR x OK E R PI-E PI-Express U.0 PORT/PORT Repeater/ PIEQX0 ock Port x Jack In x RJ- Ethernet Port x HMI x RT x U.0 x udio In

More information

4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n tr t d n R th

4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n tr t d n R th n r t d n 20 2 :24 T P bl D n, l d t z d http:.h th tr t. r pd l 4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n

More information

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system.

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system. P-M-IO igital IO Module User Manual This document contains information on the IO digital IO module for the RS P system. Version v.0, 0/0/00 P-M-IO Manual ontents. igital IO Module. igital Outputs.... Using

More information

Kendo-3 Workstation Block Diagram

Kendo-3 Workstation Block Diagram Feb. ' 0 RT Port Thermal ensor M 0 I / M us us witch I M us Keyboard Light.'' WUX+/ WX+ L RT LTION P connector isplay port to ocking UIO OMO Jack ual Link LV T H T O R RT isplay Port isplay Port et ombo

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

U35JC SCHEMATIC Revision 1.0

U35JC SCHEMATIC Revision 1.0 YTEM PE REF. PE ontent lock iagram ystem etting PU()_MI,PE,FI,LK,MI PU()_R PU()_F,RV, PU()_PWR PU()_XP R O-IMM_0 R O-IMM_ R _Q VOLTE 0 PH_IEX()T,IH,RT,LP PH_IEX()_PIE,LK,M,PE PH_IEX()_FI,MI,Y PWR PH_IEX()_P,LV,RT

More information

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC.

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC. E YTEM / Project code: TP P0 lock iagram YTEM / Mobile PU PWQI LK EN. ILPRYLFT-P RTMT-0-V-RT HOT U Penryn, /00/0MHz@.0V Line Out odec H udio PI-E/U.0 L IHM New card PIe ports MI In PI/PI RIE M/M Pro/ U.0

More information

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset Revision History / ORIINL RELEE Model : MEI Mobile othan with INTEL M / IH-M hipset P INEX P YTEM LOK IRM P POWER IRM & EQUENE P PIO & POWER ONUMPTION P PU anias/othan-/ P PU anias/othan-/ P LOK EN I P

More information

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N 0 THIS RWG ONORMS TO.S. -T-0-00-0- U/0V +/-% 00N +/-0% 0N +/-0% U/0V +/-% 00N +/-0% 0 0N +/-0% R R 0R % P/0V +/-% K % U S YLLOW U 0 U U S0LV0 MLKTON /R S S R SK LS MULTI U/0V +/-% 00N +/-0% 0N +/-0% LLK+

More information

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM TS: MEROM/-PM/IH-M/NM-SE LOK IRM LOK EN. ISLPRLF-T R VRM*(X) Merom PE ufp FN Thermal sensor F PE PE,, PE FS 00 MHz LVS nvii NM-SE PE RT PE POWER RESTLINE PM PIE * PE ~ R-II SO-IMM R MHz VORE PE 0 SYSTEM

More information

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0] STTTW STTLKW POW[:0] PTW[:0] SYNHW PLKW Sheet_ STTTS STTLKS POS[:0] PTS[:0] SYNHS PLKS Sheet_ Spareates PLKS SYNHS PTS[:0] POS[:0] STTLKS STTTS MLKS MTS Sheet_ PLKW PLKS SYNHW SYNHS PTW[:0] PTS[:0] POW[:0]

More information

CPU Yonah Single core Yonah Celeron Page 2. AGTL+ 133/166MHz DDR2 533/667 RC415ME. Page 5,6,7,8,9 PCIE X4 SB600. LPC 33MHz. Debug Conn.

CPU Yonah Single core Yonah Celeron Page 2. AGTL+ 133/166MHz DDR2 533/667 RC415ME. Page 5,6,7,8,9 PCIE X4 SB600. LPC 33MHz. Debug Conn. FR LOK IRM PU Yonah ingle core Yonah eleron Page TL+ MHz LV Page 0 RT Page PIE RME R ingle hannel UL R O-IMM Page,, Page,,,, PIE X MINIR Page 00 LN 000 TTNI L LP MHz ebug onn. Page NEWR Page Page,,,, H

More information

n r t d n :4 T P bl D n, l d t z d th tr t. r pd l

n r t d n :4 T P bl D n, l d t z d   th tr t. r pd l n r t d n 20 20 :4 T P bl D n, l d t z d http:.h th tr t. r pd l 2 0 x pt n f t v t, f f d, b th n nd th P r n h h, th r h v n t b n p d f r nt r. Th t v v d pr n, h v r, p n th pl v t r, d b p t r b R

More information

G60J Schematics for Calpella Platform Rev. 1.5

G60J Schematics for Calpella Platform Rev. 1.5 YTEM PE REF. 0. lock iagram 0. ystem etting 0. PU()_MI,PE,FI,LK,MI 0. PU()_R 0. PU()_F,RV,N 0. PU()_PWR 0. PU()_XP. R()_O-IMM0. R()_O-IMM. R()_/Q Voltage. VI ontroller 0. PH()_T,IH,RT,LP. PH()_PIE,LK,M,PE.

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

Page Title of Schematics Page SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB

Page Title of Schematics Page SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB Page of chematics Page 0 0 chematics Page Index lock iagram 0 R&F (MI,P,FI) 0 R&F (LK,MI,JT) 0 R&F (R) 0 R&F (POWR) 0 R&F (RPHI POWR) 0 R&F (N) 09 R&F (RRV) 0 PH (H,JT,T) PH (PI-,MU,LK) PH (MI,FI,PIO)

More information

4 4 N v b r t, 20 xpr n f th ll f th p p l t n p pr d. H ndr d nd th nd f t v L th n n f th pr v n f V ln, r dn nd l r thr n nt pr n, h r th ff r d nd

4 4 N v b r t, 20 xpr n f th ll f th p p l t n p pr d. H ndr d nd th nd f t v L th n n f th pr v n f V ln, r dn nd l r thr n nt pr n, h r th ff r d nd n r t d n 20 20 0 : 0 T P bl D n, l d t z d http:.h th tr t. r pd l 4 4 N v b r t, 20 xpr n f th ll f th p p l t n p pr d. H ndr d nd th nd f t v L th n n f th pr v n f V ln, r dn nd l r thr n nt pr n,

More information

XO2 DPHY RX Resistor Networks

XO2 DPHY RX Resistor Networks PHY_0_P_RX PHY_0_N_RX [] [] R R LP_0_P_RX HS_0_P_RX HS_0_N_RX LP_0_N_RX PHY_LK0_P_RX PHY_LK0_N_RX PHY_LK_P_RX PHY_LK_N_RX [] [] [] [] R R6 R8 R0 LP_LK0_P_RX HS_LK0_P_RX HS_LK0_N_RX LP_LK0_N_RX LP_LK_P_RX

More information

C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP.

C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP. 0 00_00_000 LOK iagram HITORY Power equence LKEN-ILPRLF-T N-_ N-_ N-_ N-_ N-_ 0 L- L- L- L- RII_-IMMs RII_-Termination MXM Interface MXM Power & N NIO_-LV & Inverter NIO_-RT 0 NIO_-VIEO NIO_-HMI onnector

More information

H NT Z N RT L 0 4 n f lt r h v d lt n r n, h p l," "Fl d nd fl d " ( n l d n l tr l t nt r t t n t nt t nt n fr n nl, th t l n r tr t nt. r d n f d rd n t th nd r nt r d t n th t th n r lth h v b n f

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

MT9V128(SOC356) 63IBGA HB DEMO3 Card

MT9V128(SOC356) 63IBGA HB DEMO3 Card MT9V(SO) IG H MO ard Page escription Page lock iagram Pinout Sensor Power Supply VideoOut_lock_Reset xternal Interface Rev Who ate escription Rev 0.0 jwrede 0/0/0 ase Schematic for ustom esign Rev 0. aralex

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

l f t n nd bj t nd x f r t l n nd rr n n th b nd p phl t f l br r. D, lv l, 8. h r t,., 8 6. http://hdl.handle.net/2027/miun.aey7382.0001.001 P bl D n http://www.hathitrust.org/access_use#pd Th r n th

More information

Cover Sheet Block Diagram MAIN CLOCK GEN DDR CLOCK BUFFER mpga478-b INTEL CPU Sockets DDR SLOT DDR TERMINATOR SIS 961A SOUTH BRIDGE AC'97 CODEC

Cover Sheet Block Diagram MAIN CLOCK GEN DDR CLOCK BUFFER mpga478-b INTEL CPU Sockets DDR SLOT DDR TERMINATOR SIS 961A SOUTH BRIDGE AC'97 CODEC Last chematic Update ate: // M- VRION: I / HIPT Willamette/Northwood pin mp- Processor chematics over heet lock iagram MIN LOK N R LOK UFFR mp- INTL PU ockets - I / NORTH RI - PU: Willamette/Northwood

More information

Z62H CPU CLOCK GEN NORTH BRIDGE DDR2 SO-DIMM0 DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ENE3925 AZALIA CODEC.

Z62H CPU CLOCK GEN NORTH BRIDGE DDR2 SO-DIMM0 DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ENE3925 AZALIA CODEC. PU MERM ocket-p ITP NN. LK EN ZH L Internal K Touch Pad ynaptics E PI FLH LV i 0 ELV RT ebug onnector TPM. INFINEN L E ENE I - PI FLH HV us Vus R LP PI i F MHz/MHz NRTH RIE UTH RIE i MUTIL MHz R ingle

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

Am186CC and Am186CH POTS Line Card

Am186CC and Am186CH POTS Line Card RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

Model Name: 965P-DQ6. Revision 1.01F

Model Name: 965P-DQ6. Revision 1.01F Model Name: P-Q HEET TITLE Revision.0F HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET OM & P MOIFY HITORY LOK IRM POWER MP P_L_ P_L_ P_L_ P_L_ MH-ROWTER_HOT MH-ROWTER_RII MH-ROWTER_PI E, MI MH-ROWTER_T V MH-ROWTER_

More information

Model Name: 8I945AE-AE Revision 1.1

Model Name: 8I945AE-AE Revision 1.1 Model Name: IE-E Revision. HEET TITLE HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET LOK IRM OM & P MOIFY HITORY P_L_ P_L_ P_L_ P_L_,E,F, MH-LKEPORT_HOT MH-LKEPORT_RII MH-LKEPORT_PI E, MI MH-LKEPORT_INT V

More information

22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r n. H v v d n f

22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r n. H v v d n f n r t d n 20 2 : 6 T P bl D n, l d t z d http:.h th tr t. r pd l 22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

,. *â â > V>V. â ND * 828.

,. *â â > V>V. â ND * 828. BL D,. *â â > V>V Z V L. XX. J N R â J N, 828. LL BL D, D NB R H â ND T. D LL, TR ND, L ND N. * 828. n r t d n 20 2 2 0 : 0 T http: hdl.h ndl.n t 202 dp. 0 02802 68 Th N : l nd r.. N > R, L X. Fn r f,

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n R P RT F TH PR D NT N N TR T F R N V R T F NN T V D 0 0 : R PR P R JT..P.. D 2 PR L 8 8 J PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D.. 20 00 D r r. Pr d nt: n J n r f th r d t r v th

More information

NTCA2 2 LA6A JA6 CYA6 ACL3 VAA3 DA48 CYA19 LA6B DA45 CTA4B DA46 CTA5B G2 CTA3B RA135 QA6 RA144 CNA5 CNA6 VO-B1 S12VA SGND SGND GATE

NTCA2 2 LA6A JA6 CYA6 ACL3 VAA3 DA48 CYA19 LA6B DA45 CTA4B DA46 CTA5B G2 CTA3B RA135 QA6 RA144 CNA5 CNA6 VO-B1 S12VA SGND SGND GATE L Y Y N 0 F F L X V L X N L L L N Y Y NT L NT J L PV -T L L Y Y V L X N L N VM 0 0 J0 PN J PN PN J PN PN PN PN V VM 0 F P V V N (-) (+) (+) (-) L 0 0 0 0 0 0 0 0 0 0 L L T Q T T T Q + F Y Y 0 V/N N/VP

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

CPU Diamondville N270 & N280 NORTH BRIDGE SOUTH BRIDGE. SATA FPC Conn

CPU Diamondville N270 & N280 NORTH BRIDGE SOUTH BRIDGE. SATA FPC Conn 0_lock iagram 0_ystem etting 0_Power equence 0_lock en_ipr 0_iamondville_U 0_iamondville_PWR 0_N-M(OT) 0_N-M(MI) 0_N-M(RPI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IM(PWR) _-IM() _-IM() _-IM() _R OIMM _R_Termination

More information

Thurman UM chematics ocument ufp Mobile Merom Intel restline-m + IHM 00-0- REV : (ELL:X0) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Thurman UM ize ocument Number

More information

0 t b r 6, 20 t l nf r nt f th l t th t v t f th th lv, ntr t n t th l l l nd d p rt nt th t f ttr t n th p nt t th r f l nd d tr b t n. R v n n th r

0 t b r 6, 20 t l nf r nt f th l t th t v t f th th lv, ntr t n t th l l l nd d p rt nt th t f ttr t n th p nt t th r f l nd d tr b t n. R v n n th r n r t d n 20 22 0: T P bl D n, l d t z d http:.h th tr t. r pd l 0 t b r 6, 20 t l nf r nt f th l t th t v t f th th lv, ntr t n t th l l l nd d p rt nt th t f ttr t n th p nt t th r f l nd d tr b t n.

More information

+18VL. 220uf 25V. 0.1u C10UF. 100k AGND LEFT_OUT_+VE R19 22R -18VL. C9 150pF +18VL LEFT_OUT_-VE R uf 25V 22R

+18VL. 220uf 25V. 0.1u C10UF. 100k AGND LEFT_OUT_+VE R19 22R -18VL. C9 150pF +18VL LEFT_OUT_-VE R uf 25V 22R RVIION ROR O NO: PPROV: T: VL LFT_IN_V Pt Q 0 Q R Q 0 R Q 0nf Q 0 N W R 0 00 0k Pt R 00 R R k R W R 00 0 00u W 00pf u R 00k N Q J u 0 Q Q 0 0.u 0UF 0uf V R 00k N R R LFT_OUT_V Notes: Use either Q/Q or

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

D t r l f r th n t d t t pr p r d b th t ff f th l t tt n N tr t n nd H n N d, n t d t t n t. n t d t t. h n t n :.. vt. Pr nt. ff.,. http://hdl.handle.net/2027/uiug.30112023368936 P bl D n, l d t z d

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

PowerIn Connector to Power Modules

PowerIn Connector to Power Modules LLPWM[:0] PLOK[:0] PULPWM RWR TM TRRV W[:0] S[:0] Sheet_ Sheet_ Sheet_ PULPWM LLPWM[:0] LL[:0] GT[:0] PWMto LL[:0] PULSR nalogsignalproc PULSR LL[:0] TTRIG[:0] TTRIG[:0] S[:0] W[:0] TRRV TM RWR NGT STTN

More information

XBee Wi-Fi Dev Kit Block Diagram Socketed Through-hole Variant PART NO O c Digi International Inc. 6. Disconnect switches

XBee Wi-Fi Dev Kit Block Diagram Socketed Through-hole Variant PART NO O c Digi International Inc. 6. Disconnect switches 0 Xee Wi-i or Xee Z isconnect switches ar raph river ar raph U-to-serial converter U onnector Vibration Motor Power upply Input:.V to V Output:.V PWM-to-frequency converter circuit uzzer (kz) arrel ack

More information

CPU Intel Penryn (Socket P) 3,4. FSB 800/1067 MHz. Cantiga GM LVDS. Panel CRT VGA. x4 DMI. 34 x 34mm 1329 FCBGA HDMI 10~15 DMI X4.

CPU Intel Penryn (Socket P) 3,4. FSB 800/1067 MHz. Cantiga GM LVDS. Panel CRT VGA. x4 DMI. 34 x 34mm 1329 FCBGA HDMI 10~15 DMI X4. NOTE " UM lock iagram 00/0/ PU Intel Penryn (Socket P), FS 00/0 MHz Thermal Sensor G0 FN 0 0 LOK GEN. ISLPRSGLFT RII SOIMM, RII antiga GM x MI LVS VG Panel RT RII SOIMM, RII x mm FG HMI LEVEL SHIFTER PERIOM

More information