FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Rev M/B P/N:

Size: px
Start display at page:

Download "FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Rev M/B P/N:"

Transcription

1 Page of chematics Page chematics Page Index lock iagram Merom(HOT U) / Merom(HOT U) / Merom(Power/nd) / LOK N restline (HOT) / restline (MI) / restline (RPHI) / restline (RII) / restline (POWR,V) / restline (V OR) / restline (V) / RII(O-IMM_0) / RII(O-IMM_) / RII(Termination) / RT LV IH-M( PI/U ) / IH-M( LP,I,T )/ IH-M( PIO) / IH-M( POWR) / IH-M( N) / T H/-ROM K(0) Flash ROM/XU Mini-PI ard OI/MOM XPR UIO(O/POWR) / UIO( MP/HP/PK) / UIO( XTMI) / UIO(MUT) / FN/Thermal-ensor PI (PI U) / chematics Page Index ( / Revision / hange ate) Rev ate Page 0'0' 0'0' 0'0' 0'0' 0'0' 0 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0 of chematics Page PI (i.link) / PI (/M-UO) / U.0 LN (0) LN Transformer Touch/Lid/L Power ottom & U oard Power esign iagram IN&harger Y Power (_V/V) Y Power(_V/_0V) R Power(_V/0_V) PU_Vcore---IL Others power plane OVP protection MH power HOL History ( ) History ( ) History ( ) History ( ) History ( ) Rev ate 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' 0'0' M0 Main oard M/ P/N: P/ P/N: P (FUI) P (NNY) P (HNTR) P (TRIPO) P-00-00(FUI) P (NNY) P-00-00(HNTR) P (TRIPO) U/ P/N: P-00-00(FUI) P-00-00(NNY) P-00-00(HNTR) P-00-00(TRIPO) FOXONN P. Leader heck by esign by Index Page HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev M ate: Wednesday, July, 00 heet of

2 M0(restline M lock iagram) Int. peaker.0 Walt x P RJ M/M UO / P LV WX P V -type-p P xt. Mic In Jack P H PHON JK P P M. Modem pin P TP0 TI PI0ZHK ardreader i.link LV/V L odec P 0 MHZ,.V PI U ZLI PI PU Merom Processor Micro-F- ( -pin socket P) P ~ North ridge restline M F- P ~ outh ridge IH-M m P ~ F /00 MHZ X MI (irect Media Interface) LP MHZ MHZ U.0 PI U.0 -Link PI U.0 lock en. ILPRYLFT MLF P O-IMM 0 MHZ R(II) 00 pin P O-IMM MHZ R(II) 00 pin P X,TL.MHZ U.0 ONN.X P xpress ard P Mini-ard PI P Oide i.link P RJ HK P ~ Netswap N0P P 0 Marvell 0/00 thernet 0 QFN- P PWM N K0F K LQFP- - P XU M hannel I T 00 PT O P T.b/s T H P P Power botton & botton & V mode botton &U board P FN P Lid witch& L P Touchpad P/ Flash IO M P P M hannel TT ONN. P Thermal ensor -Pf (PU/MH) MOP- P Thermal ensor -Pf (R) OP- P FOXONN lock iagram HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev ustom M ate: Wednesday, July, 00 heet of

3 H_#[..] H_T#0 H_RQ#[..0] H_#[..] Layout note: no stub on H_TPLK TP. H_TPLK# to be routed in daisy chain fashion from IH to LP slot and then to PU. H_T# 0 H_0M# 0 H_FRR# 0 H_INN# 0 H_TPLK# 0 H_INTR 0 H_NMI 0 H_MI# R 0_J 00 TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP0 0MIL TP 0MIL H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_RQ#0 H_RQ# H_RQ# H_RQ# H_RQ# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_TPLK#_R TP_PU_RV0 TP_PU_RV0 TP_PU_RV0 TP_PU_RV0 TP_PU_RV0 TP_PU_RV0 TP_PU_RV0 TP_PU_RV0 TP_PU_RV0 TP_PU_RV0 U J []# L []# L []# K []# M []# N []# J []# N [0]# P []# P []# L []# P []# P []# R []# M T[0]# R ROUP 0 R ROUP K RQ[0]# H RQ[]# K RQ[]# J RQ[]# L RQ[]# Y []# U []# R []# W [0]# U []# Y []# U []# R []# T []# T []# W []# W []# Y []# U [0]# V []# W []# []# []# []# V T[]# 0M# FRR# INN# TPLK# LINT0 LINT MI# M RV[0] N RV[0] T RV[0] V RV[0] RV[0] RV[0] RV[0] RV[0] RV[0] F RV[0] IH RRV XP/ITP INL ONTROL # NR# PRI# FR# RY# Y# R0# IRR# INIT# LOK# RT# R[0]# R[]# R[]# TRY# HIT# HITM# PM[0]# PM[]# PM[]# PM[]# PRY# PRQ# TK TI TO TM TRT# R# THRML PROHOT# THRM THRM THRMTRIP# H LK LK[0] LK[] H H F F 0 H F F 0 H_IRR# H_R#0 H_R# H_R# XP_PM#0 XP_PM# XP_PM# XP_PM# XP_PM# XP_PM# XP_TK XP_TI XP_TM XP_TRT# 00 PROHOT# H_THRM H_THRM PM_THRMTRIP# H_# H_NR# H_PRI# H_FR# H_RY# H_Y# H_RQ#0 H_INIT# 0 H_LOK# H_PURT# H_R#[..0] R 0_J 00 H_TRY# XP_TI H_HIT# R _ 00 H_HITM# XP_TM 0MIL TP R N_._F 00 0MIL TP XP_PM# 0MIL TP 0MIL TP 0MIL TP R _J 00 XP_TK 0MIL TP H_THRM H_THRM _0VRUN LK_PU_LK LK_PU_LK# _0VRUN R0 _J 00 R _J 00 XP_TRT# PM_THRMTRIP#,0 R _F 00 _0VRUN ebug port not used. resistors close to PU. PM_THRMTRIP# should connect to IH-M and MH without T-ing (No stub) PU OKT_P FOX_PZ-M-0,,, OVT_# OVT_# Q R.K_J HTUPT _0VRUN VRUN R K_F 00 PROHOT# Q N00PT IHM's PIO: VIL---> -0.V ~ 0.V VIH--->.0V ~.0.V MROM's PROHOT#: VIL---> -0.V ~ 0.*VP VIH---> 0.*VP ~ VP0.,,,,,,,, PM_THRMTRIP# PLT_RT# _0VRUN Q R.K_J Q N00PT PMT0. N_-0LM-XT N N_0P_0V_K 00_XR V V OUT U R N_0_J 00 V When use U, R and need change to N. R K_J 00 0.U_.V_K 00_XR RT# FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision ize Merom(HOT U) / ocument Number Rev M ate: Wednesday, July, 00 heet of

4 H_#[..0] H_#[..0] Place close to PU _0VRUN R K_F 00 R K_F 00 Place close to the PU_TT pin. Make sure PU_TT routing is reference to N and away from other noisy signals. H_TN#0 H_TP#0 H_INV#0 H_#[..0] Layout Note: Zo= ohm, 0." max for TLRF. H_TN# H_TP# H_INV# R N_K_J 00 R N_K_J 00 0MIL TP 00_XR 0MIL TP N_0.U_0V_K 0MIL TP0 PU_L0 PU_L PU_L H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_TLRF PU_TT PU_TT PU_TT PU_TT PU_TT PU_TT U [0]# F []# []# []# F []# []# []# []# K []# []# J [0]# J []# H []# F []# K []# H []# J TN[0]# H TP[0]# H INV[0]# N K P R L M L M P P P T R L T N L M N F F T RP 0 H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# []# []# H_# []# []# H_#0 []# [0]# H_# []# []# H_# [0]# []# H_# []# []# H_# []# []# 0 H_# []# []# H_# []# []# F H_# []# []# H_# []# []# H_# []# []# H_#0 []# [0]# H_# []# []# H_# [0]# []# F H_# []# []# TN[]# TN[]# TP[]# TP[]# F INV[]# INV[]# 0 OMP0 R0._F 00 TLRF OMP[0] R MI OMP R._F 00 TT OMP[] U OMP R._F 00 TT OMP[] OMP R._F 00 TT OMP[] Y TT TT PRTP# H_PRTP#,0, TT PLP# H_PLP# 0 PWR# L[0] PWROO L[] LP# L[] PI# PU OKT_P FOX_PZ-M-0 Layout Note: omp0, connect with Zo=. ohm, make trace length shorter then 0.". omp, connect with Zo= ohm, make trace length shorter then 0.". T RP []# Y []# []# V []# V []# V []# T []# U []# U [0]# Y []# W []# Y []# W []# W []# []# []# TN[]# Y TP[]# INV[]# U T RP T RP H_TN# H_TP# H_INV# H_#[..0] H_TN# H_TP# H_INV# Layout: onnect test point with no stub H_PWR# H_PWR 0 H_PULP# PI# TP0 0MIL IMVP (ILRZ-T) cpu PI# <-> ILRZ-T PI# ILRZ-T: VIHmin=0.V VILmax=0.V (ref. IMVP- NO:0) FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision Merom (HOT U) / ize ocument Number Rev M ate: Wednesday, July, 00 heet of

5 0 U_.V_M 00_XR N_U_.V_M U_.V_M 00_XR 00_XR N_U_.V_M 00_XR U_.V_M 00_XR N_U_.V_M U_.V_M 00_XR 00_XR U_.V_M 00_XR U_.V_M 00_XR 0 0 U_.V_M U_.V_M 00_XR 00_XR VHOR U_.V_M N_U_.V_M 00_XR 00_XR N_0.U_V_M 00_XR U_.V_M 00_XR 0 N_0.U_V_M 00_XR VHOR VHOR 0 0 N_U_.V_M N_U_.V_M N_U_.V_M 00_XR 00_XR 00_XR VHOR 0 U_.V_M 00_XR VHOR U_.V_M 00_XR VHOR 0 U_.V_M 00_XR VHOR 0 N_U_.V_M 00_XR VHOR N_0.U_V_M VHOR N_U_.V_M N_U_.V_M U_.V_M 00_XR 00_XR 00_XR 00_XR U_.V_M U_.V_M 00_XR 00_XR 0 N_U_.V_M U_.V_M 00_XR 00_XR 00 U_.V_M U_.V_M 00_XR 00_XR N_0.U_V_M 00_XR N_U_.V_M U_.V_M 00_XR 00_XR N_0.U_V_M 00_XR U V[00] V[00] 0 V[00] V[00] V[00] V[00] V[00] V[00] 0 V[00] V[00] V[0] 0 V[0] V[0] V[0] V[0] V[0] V[0] 0 V[0] V[0] 0 V[00] V[0] V[0] V[0] V[0] V[0] V[0] 0 V[0] V[0] V[0] V[00] V[0] V[0] V[0] V[0] 0 V[0] V[0] V[0] V[0] V[0] V[00] 0 V[0] F V[0] F V[0] F0 V[0] F V[0] F V[0] F V[0] F V[0] F V[0] F0 V[00] V[0] V[0] 0 V[0] V[0] V[0] V[0] V[0] V[0] 0 V[0] V[00] 0 V[0] 0 V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[00] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[00] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[00] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[00] VP[0] VP[0] VP[0] VP[0] VP[0] VP[0] VP[0] VP[0] VP[0] VP[0] VP[] VP[] VP[] VP[] VP[] VP[] V[0] V[0] VI[0] VI[] VI[] VI[] VI[] VI[] VI[] VN VN PU OKT_P FOX_PZ-M F F0 F F F F F F0 V J K M J K M N N R R T T V W F F F F VHOR H_VI0 H_VI H_VI H_VI H_VI H_VI H_VI VN VN P 0U_V_ FL0Y PU_V---->0m PU_VP----->. PU_V------> R 0_J 00 R 0_J 00 R 0_J 00 R 0_J 00 R 0_J 00 R 0_J 00 R 0_J 00 ame Length 0.U_V_M 00_XR 0U_.V_M 00_XR Layout Note: Route VN & VN traces at. Ohms with 0 mil spacing. Place PU and P within inch of PU. width= mil spacing= mil 0.U_V_M 00_XR 0.0U_V_K 00_XR VI0 VI VI VI VI VI VI VHOR 0.U_V_M 00_XR _VRUN R 00_F 00 R 00_F 00 0.U_V_M 00_XR 0 mil LYOUT NOT: Place 0.0uF near PIN VN VN 00 mil 0.U_V_M 00_XR 0.U_V_M 00_XR PU & P avoid to route with stub _0VRUN U V[00] V[0] V[00] V[0] V[00] V[0] V[00] V[0] V[00] V[0] V[00] V[0] V[00] V[0] F V[00] V[0] V[00] V[00] V[00] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[00] V[00] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[00] V[] V[0] V[] V[0] V[] V[0] V[] V[0] V[] V[0] V[] V[0] V[] V[0] V[] V[0] V[] V[0] V[0] V[00] V[] V[0] V[] V[0] V[] V[0] V[] F V[0] V[] F V[0] V[] F V[0] V[] F V[0] V[] F V[0] V[] F V[0] V[0] F V[00] V[] F V[0] V[] F V[0] V[] V[0] V[] V[0] V[] V[0] V[] V[0] V[] H V[0] V[] H V[0] V[] H V[0] V[0] H V[00] V[] J V[0] V[] J V[0] V[] J V[0] V[] J V[0] V[] K V[0] V[] K V[0] V[] K V[0] V[] K V[0] V[] L V[0] V[0] L V[00] V[] L V[0] V[] L V[0] V[] M V[0] V[] M V[0] V[] M V[0] V[] M V[0] V[] N V[0] V[] N V[0] V[] N V[0] V[0] N V[00] V[] P V[0] V[] V[] PU OKT_P FOX_PZ-M-0 P P P R R R R T T T T U U U U V V V V W W W W Y Y Y Y F F F F F F F F VHOR 0 00_XR 000P_0V_K 00_XR 000P_0V_K 00_XR 000P_0V_K 00_XR 000P_0V_K 00_XR 000P_0V_K FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision Merom (POWR/ROUN) / ize ocument Number Rev M ate: Wednesday, July, 00 heet of

6 VOUT_LK _VRUN H0KF-T0 R 0_J 00 L 0R-00MHZ_00 R N_0_J 00 R0 N J 00 Q 00_NPO N_00P_0V_K N_ H0KF-T0 L 0R-00MHZ_00 If LP0, populate R,R0,,Q and depopulate R. Ig LP0, populate R and depopulate R,R0,,Q. H0KF-T0 L 0R-00MHZ_00 H0KF-T0 L 0R-00MHZ_00 0.U_.V_K 00_XR 0.U_.V_K 00_XR 0.U_.V_K 00_XR 0.U_.V_K 00_XR 0U_.V_Y 00_YV 0U_.V_Y 00_YV 0U_.V_Y 00_YV 0U_.V_Y 00_YV VP0 VP0 VP0 VP0 V_LK_F V_LK_ V_LK_ V_LK_ V_LK_ V_LK_ VRUN H0KF-T0 L 0R-00MHZ_00 V_LK_ V_LK_ 0.0U_V_K 00_XR V_LK_F 0.0U_V_K 00_XR 0.0U_V_K 00_XR R 00 _F U_.V_M 00_XR R 00 _F U_.V_M 00_XR R0 00 _F U_.V_M 00_XR R 00 _F R 00 _F R 00 _F 0U_.V_Y 00_YV 0.0U_V_K 00_XR 0.0U_V_K 00_XR 0.0U_V_K 00_XR V_LK_ V_LK_ V_LK_ U_.V_M 00_XR U_.V_M 00_XR 0 U_.V_M 00_XR ual mode of PI clock (pin,,,) should link to on-board device. N_0P_0V_ N_0P_0V_ N_0P_0V_ N_0P_0V_ N_0P_0V_ N_0P_0V_ N_0P_0V_ Length as short as possible. LK_ LK_U LK_U 0 00_NPO LK_KPI 00_NPO PLK_ 00_NPO PLK_FWH 00_NPO LK_IHPI 00_NPO LK_IH 00_NPO PLK_JI 00_NPO PU_L0 PU_L LK_IHPI PLK_ PLK_FWH PLK_JI VRUN LK_KPI,,, M_LK_U,,, M_T_U LK_PI_IH# LK_PI_IH Y.MHZ_0P_0PPM FOX_000 VP0 VP0 VP0 0 0 VP0 P_0V_J P_0V_J 00_NPO 00_NPO R _J 00 R _J 00 R.K_J 00 R 0_J 00 U_XTLIN U_XTLOUT LP0_LK R_PU_L R 0K_J 00 VOUT_LK R _J 00R_LK_IHPI R _J 00 R_PLK_ R _J 00 R _J 00 R_PLK_JI R 0K_J 00 R _J 00 R_LK_KPI R0 0K_J 00 RP0 00_PR R_LK_PI_IH# R_LK_PI_IH R_RFLK_OR_M R_RFLK#_OR_M_ U V_IO VPU_IO 0 VPLL_IO VR_IO VR_IO VR_IO 0 0 FL/U_MHZ FL/TT_MO X X N PI_F/ITP_N PI PI/TM PI/_elect N N NR NR NR N NPU NPI NRF ILPRYLFT VPU VR VRF VPI V VPLL M bus ddress : 000x(HX:) (IHM) For clock generator PI_TOP# PU_TOP# RP 00_PR R_LK_MH_LK PUT_F R_LK_MH_LK# PU_F 0 RP 00_PR R_LK_PU_LK PUT0 R_LK_PU_LK# PU0 RT/PUT_ITP R/PU_ITP RT/R#_F RT R MH_LK_RQ#_R MH_LK_RQ# R/R#_ R _F 00 00_PR R_LK_LN RT RP R_LK_LN# LK_PI_LN R 0 R LK_PI_LN# PI_LN_LKRQ# R/R# F 00 RP 00_PR R_LK_PI_MINI RT LK_PI_MINI R_LK_PI_MINI# R LK_PI_MINI# TLKRQ# PU_L R 0K_J 00 PM_TPPI# TP_PU# LK_MH_LK LK_MH_LK# LK_PU_LK LK_PU_LK# RP 00_PR 0 R_LK_MH_PLL LK_MH_PLL R_LK_MH_PLL# LK_MH_PLL# MINI_R_T#_L MINI_R_T# PI/R#_ R _F 00 RP 00_PR LK R_LK_PI_XP# T R0 LK_PI_XPR# R_LK_PI_XP RT0 LK_PI_XPR R/R#_ XPR_T#_L XPR_T# RT/R#_ RT/R#_H R _F 00 RP 00_PR R_LK_PI_T RT//MHZ_nonss RT/TT LK_PI_T 0 R_LK_PI_T# R//MHZ_ R/T LK_PI_T# 0 TLKRQ#_R PI0/R#_ R0 _F 00 OT_OR_R0 RT0/OTT_ OT#_OR_R0# R0/OT_ K_PWR/P# R_LK_IH FL/RF0/TT_L R _F 00 LK_PWR LK_IH VRUN VRUN VRUN VRUN XPR_T# MINI_R_T# MH_LK_RQ# TLKRQ# R0 0K_J 00 R 0K_J 00 R 0K_J 00 R 0K_J 00 heck LKRQ with internal pull-up resistor or not. efault stuff Pull-up Resistor. XPR_T# MINI_R_T# MH_LK_RQ# TLKRQ# close to clk gen (For MI) F Frequency Table: PU_L0 FL FL FL PU R[:0] PI PU_L PU_L _J 00 R R N_0_J00 0_J 00 R R N_0_J00 0_J 00 R R N_0_J00 MH_L0 MH_L MH_L OT_OR_R0 OT#_OR_R0# RP 00_PR RFLK RFLK# R_RFLK_OR_M R_RFLK#_OR_M_ RP 00_PR FOXONN RFLK RFLK# HON HI Precision Ind. o., Ltd. P - R& ivision LOK N ize ocument Number Rev M ate: Wednesday, July, 00 heet of

7 _0VRUN _0VRUN _0VRUN R _F 00 H_WIN R 00_F 00 R._F 00 R._F 00 R._F 00 W/ = 0/0mil 0.U_.V_K 00_XR W/ = 0/0mil H_ROMP H_OMP H_OMP# _0VRUN R K_F 00 H_#[..0] H_#[..0] H_PURT# H_PULP# Place ap. near MH within 00 mils. H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_WIN H_ROMP H_OMP H_OMP# H_PURT# H_PULP# H_VRF U H_#0 H_# H_# M H_# H H_# H H_# H_# F H_# N H_# H H_# M0 H_#0 N H_# N H_# H H_# P H_# K H_# M H_# W0 H_# Y H_# V H_# M H_#0 J H_# N H_# N H_# W H_# W H_# N H_# Y H_# Y H_# P H_# W H_#0 N H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# Y H_# H_# H_# H_# H_# J H_# H H_# J H_#0 H_# H_# H H_# J H_# H H_# J H_# H_# J H_# J H_# H_#0 J H_# H H_# H H_# HOT H_WIN H_ROMP W H_OMP W H_OMP# H_PURT# H_PULP# H_VRF H_VRF restline MH-QM0_ 0 mil H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_T#0 H_T# H_NR# H_PRI# H_RQ# H_FR# H_Y# HPLL_LK HPLL_LK# H_PWR# H_RY# H_HIT# H_HITM# H_LOK# H_TRY# H_INV#0 H_INV# H_INV# H_INV# H_TN#0 H_TN# H_TN# H_TN# H_TP#0 H_TP# H_TP# H_TP# H_RQ#0 H_RQ# H_RQ# H_RQ# H_RQ# H_R#0 H_R# H_R# J M F L K L J K P R H0 L M N J N H 0 F 0 M M H K 0 K L M K H L K J0 M H H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_INV#0 H_INV# H_INV# H_INV# H_TN#0 H_TN# H_TN# H_TN# H_TP#0 H_TP# H_TP# H_TP# H_RQ#0 H_RQ# H_RQ# H_RQ# H_RQ# H_R#0 H_R# H_R# H_# H_T#0 H_T# H_NR# H_PRI# H_RQ#0 H_FR# H_Y# LK_MH_LK LK_MH_LK# H_PWR# H_RY# H_HIT# H_HITM# H_LOK# H_TRY# H_#[..] H_INV#[..0] H_TN#[..0] H_TP#[..0] H_RQ#[..0] H_R#[..0] R K_F 00 0.U_.V_K 00_XR R 0_J 00 H_VRF FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision restline (HOT) / ize ocument Number Rev M ate: Wednesday, July, 00 heet of

8 U, R_LRT#, PRLPVR VRUN R 0K_J 00 PM_XTT#0 R 0K_J 00 PM_XTT# R 0_J 00 PM_XTT#0 MH_L0 MH_L MH_L PM_MUY#,0, H_PRTP# PM_XTT#0 PM_XTT#, IMVP_PWR,,,,,,,, PLT_RT#,0 PM_THRMTRIP# RIMM_VRF R 0_J 00 MH_F_ (PI raphics Lane) 0.U_.V_K 00_XR MR_VRF, M, M TP 0MIL TP0 0MIL TP 0MIL Low = Reverse Lane High = Normal operation For layout convenience TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP0 0MIL TP 0MIL TP 0MIL MH_RV_ MH_RV_ MH_RV_ MH_RV_0 MH_RV_ MH_RV_ MH_RV_0 MH_RV_ MH_RV_ MH_RV_ M M MH_RV_ MH_RV_ MH_RV_ PM_XTT#0 PM_XTT# R 00_F 00 PLTRT#_R R 0_J 00 THRMTRIP#_R PRLPVR Place close to chipset 0.U_.V_K 00_XR TP 0MIL TP 0MIL TP 0MIL P P R R R M M L F MH_F_ MH_F_ R L J 0 K TP 0MIL M TP0 0MIL TP 0MIL TP 0MIL H0 RV0 J0 RV J0 K RV K F RV F H0 RV H0 RV K RV J F RV F RV RV RV0 RV J _M _M H RV W0 RV K0 RV LV_T# LV_T RV RV0 RV RV RV RV RV J K K0 L0 L L L K J 0 0 K P RV P RV R RV N RV R RV R RV M RV N RV J RV R RV0 M RV L RV M RV 0 RV P F0 N F N F F F F F N F F J0 F 0 F R F0 L F J F F 0 F K F M0 F M F L F N F L F0 F[:] internal pull-up F[0:] internal pull-down PM_M_UY# L PM_PRTP# L PM_XT_T#0 J PM_XT_T# W PWROK V0 RTIN# N0 THRMTRIP# PRLPVR J N K N K0 N L0 N L N L N L N K N J N N0 N N 0 N 0 N N K N restline MH-QM0_ RV R MUXIN LK F MI RPHI VI PM M N MI M_K0 M_K M_K M_K M_K#0 M_K# M_K# M_K# M_K0 M_K M_K M_K M_#0 M_# M_# M_# M_OT0 M_OT M_OT M_OT M_ROMP M_ROMP# M_ROMP_VOH M_ROMP_VOL M_VRF0 M_VRF PLL_RF_LK PLL_RF_LK# PLL_RF_LK PLL_RF_LK# P_LK P_LK# MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP FX_VI0 FX_VI FX_VI FX_VI FX_VR_N L_LK L_T L_PWROK L_RT# L_VRF VO_TRL_LK VO_TRL_T LKRQ# IH_YN# TT TT V V W0 W W Y 0 K H J J L K K L R W H H K K N J N N M J N N J J M0 M J J M M M K0 T N M0 H K 0 R M_ROMP# M_ROMP M_ROMP_VOH M_ROMP_VOL MR_VRF MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP MH_LVRF H K MH_LK_RQ# MH_TT_ MH_TT_ M_LK_R0 M_LK_R M_LK_R M_LK_R M_LK_R#0 M_LK_R# M_LK_R# M_LK_R# M_K0, M_K, M_K, M_K, M_#0, M_#, M_#, M_#, M_OT0, M_OT, M_OT, M_OT, R 0_F 00 _VU R 0_F 00 R 0K_J 00 RFLK RFLK# RFLK RFLK# LK_MH_PLL LK_MH_PLL# MI_TXN[:0] MI_TXP[:0] MI_RXN[:0] MI_RXP[:0] FT_VI_0 FT_VI_ FT_VI_ FT_VI_ FT_VR_N _VU L_LK0 L_T0 MPWROK L_RT#0 R K_F 00 R.0K_F 00 R K_F 00 _0VRUN MH_LK_RQ# MH_IH_YN# FOXONN _VRUN _VRUN M_ROMP_VOH M_ROMP_VOL For L_LK0 and L_T0 through _0VRUN,_VRUN. 0 0.U_.V_K 00_XR 0 0.0U_V_K 00_XR PR0 K_F 00 HON HI Precision Ind. o., Ltd. P - R& ivision R restline (MI) / 0_J 00 ize ocument Number Rev M ate: Wednesday, July, 00 heet of 0 0.0U_V_K 00_XR 0.U_.V_K 00_XR R0 _F 00 0.U_0V_Y 00_YV.U_0V_Y 00_YV

9 VRUN V_P R 0K_J 00 R0 0K_J 00 R.K_J 00 R.K_J 00 O_RXIN0- O_RXIN- O_RXIN- O_LKIN- O_LKIN O_RXIN0 O_RXIN O_RXIN M_R M_LK M_T M_HYN M_LU M_RN M_VYN N_RJ M_INV_N M_LV_N R.K_F 00 MIL TP MIL TP R 0._F 00 R.K_F 00 R 0._F 00 L_TRL_LK L_TRL_T L LK L T LV_I M_LU M_RN M_R M_ M_ M_ TV_IRTN TV_IRTN TV_IRTN TV_ONL0 TV_ONL M_HYN_R RT_IRF M_VYN_R L MIL TP MIL TP MIL TP MIL TP MIL TP MIL TP MIL TP00 MIL TP U J0 L_KLT_TRL H L_KLT_N L_TRL_LK 0 L_TRL_T L LK L T K0 L_V_N L LV_I L LV_V N LV_VRFH N0 LV_VRFL LV_LK# LV_LK LV_LK# LV_LK LV_T#0 LV_T# F LV_T# 0 LV_T0 0 LV_T F LV_T LV_T#0 LV_T# LV_T# LV_T0 LV_T LV_T TV_ TV_ K TV_ F TV_RTN J TV_RTN L TV_RTN M TV_ONL0 P TV_ONL H RT_LU RT_LU# K RT_RN J RT_RN# F RT_R RT_R# K RT LK RT T F RT_HYN RT_TVO_IRF RT_VYN LV PI-XPR RPHI TV V P_OMPI P_OMPO P_RX#0 P_RX# P_RX# P_RX# P_RX# P_RX# P_RX# P_RX# P_RX# P_RX# P_RX#0 P_RX# P_RX# P_RX# P_RX# P_RX# P_RX0 P_RX P_RX P_RX P_RX P_RX P_RX P_RX P_RX P_RX P_RX0 P_RX P_RX P_RX P_RX P_RX P_TX#0 P_TX# P_TX# P_TX# P_TX# P_TX# P_TX# P_TX# P_TX# P_TX# P_TX#0 P_TX# P_TX# P_TX# P_TX# P_TX# P_TX0 P_TX P_TX P_TX P_TX P_TX P_TX P_TX P_TX P_TX P_TX0 P_TX P_TX P_TX P_TX P_TX N M P_OMP J J L L N N T T T0 T0 U0 U0 Y Y Y0 Y0 W W 0 0 H H J0 L0 M U T T W W 0 Y H H J0 L0 M U T T W W 0 Y Y H H N N U U U U N N R0 R0 T T Y Y W W W W H H H H M M T T T T N0 N0 R R U U W W Y Y Y Y H H R0._F 00 restline MH-QM0_ R _F 00 R _F 00 R _F 00 M_ M_ M_ R 0_F 00 M_LU R 0_F 00 M_RN R 0_F 00 M_R Place resistor close to MH FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision restline (RPHI) / ize ocument Number Rev M ate: Wednesday, July, 00 heet of

10 M Q[..0] U M Q[..0] M Q0 R M Q _Q0 _0 W M Q _Q _ K M Q _Q _ F Y M Q _Q R M Q _Q _# L M #, R M Q _Q M M[..0] T M M0 M Q _Q _M0 T W M M M Q _Q _M M M M Q _Q _M F M M M Q0 _Q _M W M M M Q _Q0 _M W J M M M Q _Q _M M M M Q _Q _M Y 0 M M M Q _Q _M N H M Q _Q M Q[..0] M Q0 M Q _Q _Q0 T W M Q M Q _Q _Q M Q M Q _Q _Q M Q M Q _Q _Q 0 M Q M Q0 _Q _Q F M Q M Q _Q0 _Q H H M Q M Q _Q _Q 0 M Q M Q#[..0] M Q _Q _Q P F0 M Q#0 M Q _Q _Q#0 T R0 M Q# M Q _Q _Q# W0 M Q# M Q _Q _Q# T M Q# M Q _Q _Q# W M Q# M Q _Q _Q# W M Q# M Q _Q _Q# H Y M Q# M Q0 _Q _Q# V M Q# M Q _Q0 _Q# P T M Q _Q V M 0 M Q _Q _M0 J T M M Q _Q _M 0 W M M Q _Q _M K V M M Q _Q _M H U M M Q _Q _M L T M M Q _Q _M K M M Q _Q _M J M M Q0 _Q _M J 0 M M Q _Q0 _M L 0 M M Q _Q _M M 0 M Q _Q _M0 Y M M Q _Q _M 0 M M Q _Q _M 0 W M M Q _Q _M J M Q _Q M Q _Q M Q _Q _R# Y Y0 M Q0 _Q _RVN# Y0 T M Q _Q0 T M Q _Q _W# Y M Q _Q M Q _Q R M Q _Q R M Q _Q R M Q _Q N M Q _Q M M Q _Q N0 M Q0 _Q T M Q _Q0 N M Q _Q M M Q _Q N _Q R YTM MMORY restline MH-QM0_ M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 U P M 0, _Q0 _0 M 0, M, R _Q _ M, M, W0 _Q _ M, W _Q N _Q N0 _Q V0 _Q V _Q 0 _Q 0 _Q _Q0 0 _Q _Q Y _Q F0 _Q F _Q J0 _Q J _Q J _Q L _Q K _Q0 K _Q K _Q K _Q J _Q L _Q J _Q J _Q K _Q J0 _Q L _Q0 M M0 M M M M M M M M M M M M M M M #, M M[..0] M Q[..0] M Q#[..0] M Q M [..0], K M Q _Q M [..0], K M 0 M Q _Q _M0 M M Q _Q _M K M M Q _Q _M M M Q _Q _M W M M Q _Q _M F M M Q _Q _M M M Q _Q _M M M Q0 _Q _M J0 M M Q _Q0 _M Y L M M Q _Q _M K M 0 M Q _Q _M0 L M M Q _Q _M K M M Q _Q _M K0 M M Q _Q _M J M Q _Q J M R#, M Q _Q _R# V Y M R#, F M Q _Q _RVN# Y H M Q0 _Q M W#, M Q _Q0 _W# M W#, M Q _Q K M Q _Q M Q _Q M Q _Q J M Q _Q M Q _Q M Q _Q R M Q _Q T M Q0 _Q Y M Q _Q0 Y M Q _Q U M Q _Q T _Q R YTM MMORY restline MH-QM0 # Y _M0 R0 _M _M K _M L _M H _M J _M F _M W M Q0 _Q0 T0 M Q _Q 0 M Q _Q K M Q _Q K M Q _Q J M Q _Q L M Q _Q M Q _Q V M Q#0 _Q#0 U0 M Q# _Q# 0 M Q# _Q# L M Q# _Q# K M Q# _Q# K M Q# _Q# K M Q# _Q# F M Q# _Q# V FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision restline (RII) / ize ocument Number Rev M ate: Wednesday, July, 00 heet 0 of

11 _VRUN L 0UH_00 L0-00K _VRUN V.M_MH_PLL VRUN P 0U_.V_ RTP0M P 0U_.V_ RTP0M R0 0_J 00 L0 0R-00MHZ_00 H0KF-T0 0 00_XR U_.V_M _VRUN L 0UH_00 L0-00K L 0R-00MHZ_00 H0KF-T0 R _F L TI00U 0R-00MHZ_ U_.V_Y_Y L TI00U 0R-00MHZ_00._RT L VRUN _FILTR L V._PLL NFMR 0R-00MHZ_00 TI00U 0.U_.V_K 00_XR N_0U_.V_M 0.U_.V_K 00_XR 00_XR 0m 0m 0 0.0U_V_M 00_XR N_0U_.V_M 00_XR 0m 0m V_TV 00_XR U_.V_M 0U_.V_M 00_XR QTV_F V._PLL V.M_HPLL V.M_MPLL 0.U_V_M_ 00 0.U_.V_K 00_XR 0.U_.V_K 00_XR V._TV 0.U_V_M_ 00 V._TV 0.U_V_M_ 00 V._TV V._TV NFMR V._Q L _FILTR 0.U_.V_K 00_XR 0.U_V_M_ 00 0.U_.V_K 00_XR V_TV_TV V_TV L0 _FILTR 0_J NFMR R 00 0.U_V_M_ 00 0m 0m 0m m m VRUN V._TXLV V._PPLL _VRUN FX0J0R P 00U_.V VRUN 00_XR U_.V_M VRUN 0_J R 00 V_RT V.M_MH_PLL _VU R 0_J 00 V. VRUN V._PLL V._PLL V.M_HPLL V.M_MPLL 000P_0V_K 00_XR U_.V_Y 00_YV 00_XR U_.V_M 00_XR 0.U_.V_K V._TV m 00_XR U_.V_M U_.V_Y 00_YV 0.U_.V_K 00_XR V._TV V._TV V._TV V._Q 0m 00m V._PPLL 0 0.U_.V_K 00_XR 0m 0m m 0m V._LV V._PPLL_R 00_XR 0U_.V_M 0.U_.V_K 00_XR 0.U_.V_K 00_XR U_.V_Y 0 00_YV 00_XR.U_.V_K U_.V_Y 0 00_YV 00_XR 0U_.V_M 0 UH V_RT_ V_RT_ M V_RT L V_TV 0R-00MHZ_00 TI00U V_P_ L R0 _F 00 POWR V._PPLL 0.U_.V_K 00_XR NOT: V. and V.M should be V. for Fountaingrove (alero Interposer). J 0 H L M K0 K U V_PLL V_PLL V_HPLL V_MPLL V_LV V_P_PLL V_TV_ V_TV_ V_TV_ V_TV_ V_TV_ V_TV_ U V_YN V_M_K V_M_K N N V V V_LV V_P_ W V_M V V_M U V_M U V_M U V_M T V_M T V_M T V_M T V_M0 T V_M R V_M_NTF R V_M_NTF V_Q V_HPLL V_P_PLL J V_LV H V_LV RT PLL K M P LV TV TV/RT LV restline MH-QM0_ X XF M K MI P VTT HV VTTLF VTT U VTT U VTT U VTT U VTT U VTT U VTT U VTT U VTT U VTT0 U VTT T VTT T VTT T0 VTT T VTT T VTT T VTT T VTT T VTT T VTT0 R VTT R VTT R V_X T V_X U V_X U V_X T V_X T V_X T0 V_X_NTF V_XF V_XF V_XF V_MI V_M_K K V_M_K K V_M_K J V_M_K J V_TX_LV VRUN R J0 V_HV 0 V_HV 0 V_P V_P W0 V_P W V_P V V_P V0 V_RXR_MI H0 V_RXR_MI H V._HV 00m 00_YV 0.U_.V_Y _0VRUN VTTLF_P VTTLF VTTLF_P VTTLF F VTTLF_P VTTLF H R0 0_J 00 0m.U_.V_K 00_XR 00m U_.V_Y 00_YV 0m 0U_.V_M 00_XR 00m 00m V._HV R 0_J 00 _VRUN _VRUN V._TXLV L _VU U_00 L0-R0M 0. 00m 000P_0V_K 00_XR 0.U_.V_K 00_XR 00_YV 0.U_.V_Y 0W null 00m 0m 00_YV 0.U_.V_Y.U_.V_K 00_XR U_0V_Y 0_YV 0U_.V_M 00_XR U_.V_Y 00_YV P 0U_V_M.x. V_P 0.U_.V_K 00_XR.U_0V_Y 00_YV 0.U_.V_K 00_XR 0U_.V_M 00_XR 0 0.U_.V_K 00_XR _VRUN V_RXR_MI V_P R 00 N_0_J To connect the P & MI to same rail (V_P) tuff R and Remove, P, L0 FOXONN 0.U_.V_Y 00_YV 00_XR 0 U_.V_M P 0U_V_M.x. V_RXR_MI L0 0.0UH_00 WF0-0NM-L0 P 0U_V_M.x. _0VRUN V._M_K _VU L U_00 L0-R0M U_.V_K 00_XR R _F 00 _0VRUN _0VRUN HON HI Precision Ind. o., Ltd. P - R& ivision 0.U_.V_K 00_XR ize restline (POWR,V) / ocument Number Rev M ate: Wednesday, July, 00 heet of L 0.0UH_00 WF0-0NM-L0 0U_.V_M 00_XR

12 _0VRUN R0 0_J 00 Note: ll VM pins shorted internally. _0VRUN _VU U T V T V H V V V K V J V J V H V H V0 H V F V R0 V U V_M U V_M U V_M V V_M W V_M W V_M Y V_M V_M V_M V_M0 V_M V_M V_M V_M V_M V_M V_M V_M V_M F V_M0 F V_M V_M V_M V_M H V_M H V_M H V_M J V_M J V_M J V_M0 K V_M K V_M K V_M K V_M L V_M U0 V_M V OR R0 V_X T V_X W V_X W V_X Y V_X 0 V_X V_X V_X V_X V_X0 V_X V_X 0 V_X V_X V_X V_X V_X V_X V_X 0 V_X0 V_X V_X V_X F V_X F V_X V_X H0 V_X H V_X H V_X H V_X0 H V_X V_X J0 V_X N V_X POWR V M V FX restline MH-QM0_ V FX NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF0 V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF0 V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF0 V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF0 V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF0 V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF0 V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF0 V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF V_X_NTF0 V_X_NTF V_X_NTF V_X_NTF V M LF V_M_LF V_M_LF V_M_LF V_M_LF V_M_LF V_M_LF V_M_LF _0VRUN T T T T T T T U U U U U0 U U U V V V V0 V V V Y Y Y Y Y0 Y Y Y Y Y Y F F H H H H J J J K K L L L L0 L L M M M M0 M M P P P P P0 P P P R0 R R R R V V V Y W W T 0.U_.V_K 00_XR P 0U_V_ FL0Y 0 mils from the dge. 0.U_.V_K 00_XR P N_0U_V_ FL0Y FOR MI 000P_0V_M 00_XR _0VRUN 0.U_.V_Y 00_YV _VU Place where LV and R taps. 0.U_0V_Y 00_YV 0.U_0V_Y 00_YV 0.U_.V_Y 00_YV 0.U_.V_K 00_XR U_.V_M 00_XR U_.V_M 00_XR P 0U_V_ FL0Y 0 mils from the dge. 0 U_.V_Y 00_YV 0m 0 U_.V_M 00_XR 00m 00_XR 0U_.V_M 0 U_.V_M 00_XR 00_XR U_.V_M avity apacitors Place on the dge. P 0U_V_T FX0R 0.U_0V_Y 00_YV m 00m U_.V_M 00_XR 0.U_0V_Y 00_YV Place on the dge. avity apacitors 0.U_.V_K 00_XR 0.U_0V_Y 00_YV U_.V_M 00_XR 0.U_0V_Y 00_YV 0 0.U_.V_K 00_XR 0.U_.V_K 00_XR 0 0.U_.V_K 00_XR 0.U_.V_K 00_XR avity apacitors _0VRUN _0VRUN N_0.U_V_Y 0 00_YV 0.U_.V_K 00_XR UF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF F V_NTF F V_NTF0 H V_NTF H V_NTF H V_NTF H V_NTF J V_NTF J V_NTF K V_NTF K V_NTF K V_NTF K V_NTF0 V_NTF J V_NTF M V_NTF L V_NTF L V_NTF V_NTF V_NTF V_NTF P V_NTF P V_NTF0 R V_NTF R V_NTF Y V_NTF Y V_NTF Y V_NTF Y V_NTF Y V_NTF T0 V_NTF T V_NTF T V_NTF0 U V_NTF U V_NTF U V_NTF U V_NTF U V_NTF U V_NTF V V_NTF V V_NTF V V_NTF V V_NTF0 V NTF L V_XM_NTF L V_XM_NTF L V_XM_NTF M V_XM_NTF M V_XM_NTF M V_XM_NTF M V_XM_NTF M V_XM_NTF M V_XM_NTF P V_XM_NTF0 P V_XM_NTF P V_XM_NTF P V_XM_NTF L V_XM_NTF L V_XM_NTF L V_XM_NTF R V_XM_NTF R V_XM_NTF R V_XM_NTF restline MH-QM0_ FOXONN V NTF POWR V XM NTF V V XM V_NTF T V_NTF T V_NTF U V_NTF U V_NTF V V_NTF V V_NTF V_NTF V_NTF V_NTF0 V_NTF V_NTF F V_NTF F V_NTF K V_NTF M V_NTF M V_NTF P V_NTF P V_NTF R V_NTF0 R V_NTF R V_ V_ V_ V_ L V_ L V 0VRUN V_XM T V_XM T V_XM K V_XM K V_XM K V_XM J V_XM J HON HI Precision Ind. o., Ltd. P - R& ivision restline (V OR) / ize ocument Number Rev M ate: Wednesday, July, 00 heet of

13 ize ocument Number Rev ate: heet of HON HI Precision Ind. o., Ltd. P - R& ivision FOXONN M restline (V) / Wednesday, July, 00 ize ocument Number Rev ate: heet of HON HI Precision Ind. o., Ltd. P - R& ivision FOXONN M restline (V) / Wednesday, July, 00 ize ocument Number Rev ate: heet of HON HI Precision Ind. o., Ltd. P - R& ivision FOXONN M restline (V) / Wednesday, July, 00 V UI restline MH-QM0_ V UI restline MH-QM0_ V V V V V V V V V 0 V V0 V V V 0 V V V V V V0 V V V V V V V V 0 V V0 0 V V V F0 V F V F V F V V V V0 V 0 V H V H0 V H V H V H V J V J V J V0 J V J V J V J V J V J V K0 V K V K V K V0 K V K V L V M V M V M V M V M V M V N V0 N V N V N V N V N V P V P V P0 V R V R V0 R V R V R V R V T0 V T V T V T V W V00 W V0 W V0 W V0 W V0 W V0 Y0 V0 Y V0 Y V0 Y V0 Y V0 Y V Y V Y0 V 0 V 0 V V V 0 V V V0 V V V V V V V V V V0 V 0 V V V V V V V V 0 V0 V V V V V V V V V V0 0 V V V V F V F V F V V V V0 V V V V V H V H0 V H V H V H V0 J V J V J V J V J V J V K V K V K V K V U V U V0 U V U V U V U V U V V V V V W V W V0 K V K V K V L V L V V V V V V K0 V K V L V L V L V0 L V V V V UJ restline MH-QM0_ V UJ restline MH-QM0_ V V00 0 V0 V0 V0 V0 V0 V0 V0 V0 V0 0 V0 V V V V V F V F V F V F0 V F0 V0 V V V V V V V V V V0 V V H V H V H V H V J V J V J V J V0 J V J V J V J V K V K V K V L V L V0 L0 V L V L V L V L V L V M V M V M V M V0 M V M0 V M V N V N V N V N V N V N V N V0 N V N V N V P V P V P V P V P0 V R V T V0 T V T V U V U V U0 V W V W V W V0 W V W V W V Y V Y V Y V V V V V Y V Y V Y V Y0 V00 Y V0 P V0 T V0 T V0 T V0 R V0 V0 V0 V0 F V0 F V T V V V H0

14 0.U_.V_K 00_XR 0. F and. F placed close to VRF pins "Intel check list suggest a 0uF", 0, M 0 0, M W#,.U_0V_Y 00_YV M_K0 0, M 0, M #, M_# M_OT,,, M_T_U,,, M_LK_U VRUN.U_0V_Y 00_YV R_VRF M Q M Q M Q#0 M Q0 M Q M Q M Q M Q M Q# M Q M Q M Q0 M Q M Q0 M Q# M Q M Q M Q M Q M Q M M M Q0 M Q M M M M M M M 0 M Q M Q M Q# M Q M Q M Q M Q M Q0 M M M Q M Q M Q M Q M Q# M Q M Q M Q M Q M Q M M M Q M Q _VU 0.U_.V_K 00_XR VRF V Q0 Q V Q#0 Q0 V Q Q V Q Q V Q# Q V Q0 Q V0 0 0 V Q Q V Q# Q V Q Q V Q Q V M N V Q Q V K0 V N _ V V V0 0/P 0 W# V # # V OT V Q Q V Q# Q V Q Q V Q0 Q V M V Q Q V0 Q Q V NTT V0 Q# Q V Q0 Q V Q Q V M V Q Q V L V(P) IMM_0 MFIX MFIX P-00/P-00 R RM O-IMM (00P) NPTH NPTH 0 0 N V Q Q V M0 0 V Q Q V Q 0 Q V M V K0 0 K0# V Q Q V 0 V0 Q0 Q V N 0 M V Q Q V 0 Q Q V Q# Q 0 V0 Q0 Q V K 0 V V 0 V V 0 0 R# 0 0# 0 V OT0 V N 0 V Q Q V M 0 V Q Q V Q 0 Q V Q# Q V 0 Q Q V Q Q 0 V K K# V M 0 V Q Q V Q0 0 Q V Q# Q V 0 Q Q V 0 00 _VU M Q0 M Q M M0 M Q M Q M Q M Q M M M Q M Q M Q M Q R0 R_XTT#0 M M N_0_J 00 M Q M Q M Q M Q M Q# M Q M Q M Q M M M M M M M 0 M M Q M Q M M M Q M Q M Q M Q M Q# M Q M Q M Q M Q M Q M M M Q0 M Q M Q M Q0 M Q# M Q M Q M Q 0_IM0 _IM0 R O-IMM_00P FOX_0_NR_F M, Mus ddress: 0(W)/(R) Place IMM_0 near MH.V per IMM=.0 R0 0K_J 00 R0 0K_J 00 M_LK_R0 M_LK_R#0 M_K, M 0, M R# 0, M_#0, M_OT0, M_LK_R M_LK_R# PM_XTT#0 FOR MI.U_0V_Y 00_YV M M[0..] 0 M Q[0..] 0 M Q[0..] 0 M Q#[0..] 0 M [0..] 0, RIMM_VRF R0 0_J R_VRF 00 R_VRF (0 mil) Place these aps near o-imm0..u_0v_y 00_YV 0 000P_0V_M 0.U_.V_K 00_XR 00_XR.U_0V_Y 00_YV Place these aps near o-imm0. 0.U_.V_K 00_XR 0.U_.V_K 00_XR 0.U_.V_K 00_XR _VU.U_0V_Y 00_YV _VU.U_0V_Y 00_YV 0.U_.V_K 00_XR FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision R(II)O-IMM_0 ize ocument Number Rev M ate: Wednesday, July, 00 heet of

15 R_VRF 0 0.U_.V_K 00_XR 0. F and. F placed close to VRF pins, 0, M 0, M 0 0, M W# 0, M #, M_#,,,, M_T_U,,, M_LK_U VRUN.U_0V_Y 00_YV M_K M_OT.U_0V_Y 00_YV M Q M Q M Q#0 M Q0 M Q M Q M Q M Q M Q# M Q M Q M Q M Q0 M Q M Q# M Q M Q M Q M Q M Q M M M Q0 M Q M M M M M M M 0 M Q M Q M Q# M Q M Q M Q M Q M Q0 M M M Q M Q M Q M Q M Q# M Q M Q M Q0 M Q M Q M M M Q M Q 0.U_.V_K 00_XR _VU N VRF V Q0 Q V Q#0 Q0 V Q Q V Q Q V Q# Q V Q0 Q V0 V Q Q V Q# Q V Q Q V Q Q V M N V Q Q V K0 V N _ V V 0 0 V0 0 0/P W# V # # V OT V Q Q V Q# Q V Q Q V Q0 Q V M V Q Q V0 Q Q V NTT V0 Q# Q V Q0 Q V Q Q V M V Q Q V L V(P) IMM_ 0 0 MFIX MFIX P-00/P-00 R RM O-IMM (00P) NPTH NPTH 0 0 V Q Q V M0 0 V Q Q V Q 0 Q V M V K0 0 K0# V Q Q V 0 V0 Q0 Q V N 0 M V Q Q V 0 Q Q V Q# Q 0 V0 Q0 Q V K 0 V V 0 V V 0 0 R# 0 0# 0 V OT0 V N 0 V Q Q V M 0 V Q Q V Q 0 Q V Q# Q V 0 Q Q V Q Q 0 V K K# V M 0 V Q Q V Q0 0 Q V Q# Q V 0 Q Q V 0 00 _VU.V per IMM=.0 M Q0 M Q M M0 M Q M Q M Q M Q M M M Q0 M Q M Q M Q R_XTT# M M M Q M Q M Q M Q M Q# M Q M Q M Q M M M M M M M 0 M M Q M Q M M M Q M Q M Q M Q M Q# M Q M Q M Q M Q M Q M M M Q M Q M Q M Q0 M Q# M Q M Q M Q 0_IM _IM R 0-IMM_00P FOX_0_N_F M_LK_R M_LK_R# N_0_J R 00 M_K, M, R 0K_J R 0K_J M 0, M R# 0, M_#, M_OT, M_LK_R M_LK_R# VRUN Mus ddress: (W)/(R) IMM_ is placed farther from the MH than IMM_0 PM_XTT#.U_0V_Y 00_YV FOR MI 000P_0V_M 00_XR FOXONN M M[0..] 0 M Q[0..] 0 M Q[0..] 0 M Q#[0..] 0 M [0..] 0, _VU Place these aps near o-imm..u_0v_y 00_YV.U_0V_Y 00_YV _VU Place these aps near o-imm. 0 0.U_.V_K 00_XR.U_0V_Y 00_YV HON HI Precision Ind. o., Ltd. P - R& ivision R(II)O-IMM_ ize ocument Number Rev M ate: Wednesday, July, 00 heet of 0 0.U_.V_K 0.U_.V_K 00_XR 00_XR.U_0V_Y 00_YV 0 0.U_.V_K 00_XR

16 0_VU, M R0 00 _J, M R0 00 _J, M_OT M RP0 00_PR M M RP 00_PR M M RP 00_PR 0_VU M 0 M RP 00_PR 0, M [0..] 0, M 0 M 0 RP 00_PR 0, M [0..] 0, M # 0, M W# M M RP 00_PR RP 00_PR 0_VU 0_VU M M RP 00_PR 0.U_.V_K 0.U_.V_K 0.U_.V_K 00_XR 00_XR 00_XR 0_VU U_.V_K 0.U_.V_K 0.U_.V_K 0.U_.V_K 0.U_.V_K 0.U_.V_K 0.U_.V_K 0.U_.V_K 000P_0V_K 000P_0V_K 000P_0V_M 00_XR 00_XR 00_XR 00_XR 00_XR 00_XR 00_XR 00_XR 00_XR 00_XR 00_XR Layout note: Place cap close to every R-pack terminated to 0_VU For MI 0 000P_0V_M 00_XR 0, M R# 0, M M M M M RP 00_PR RP 00_PR 0_VU RP0 00_PR M M RP 00_PR 0.U_.V_K 0.U_.V_K 0.U_.V_K 0.U_.V_K 0.U_.V_K 0.U_.V_K 00_XR 00_XR 00_XR 00_XR 00_XR 00_XR 0 0.U_.V_K 0.U_.V_K 0.U_.V_K 0.U_.V_K 0.U_.V_K 000P_0V_K 000P_0V_K 000P_0V_M 00_XR 00_XR 00_XR 00_XR 00_XR 00_XR 00_XR 00_XR 000P_0V_M 00_XR 0, M R# 0, M RP 00_PR 0_VU Layout note: Place cap close to every R-pack terminated to 0_VU, M_OT0 M RP 00_PR 0, M M RP 00_PR M M RP 00_PR M M RP 00_PR 0_VU 0, M 0 M 0 RP 00_PR 0, M W# 0, M # RP 00_PR M 0 M RP 00_PR 0_VU 0_VU 0_VU, M_K0 R 00 _J, M_#0 R0 00 _J, M_OT R 00 _J, M_K R0 00 _J, M_# R 00 _J, M_OT R 00 _J,, M_K M_K R R 00 _J 00 _J,, M_# M_# R R 00 _J 00 _J 0, M M R00 R 00 _J 00 _J FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision R(II)Termination ize ocument Number Rev M ate: Wednesday, July, 00 heet of

17 VRUN 0.U_.V_K 00_XR M_LK 0.U_.V_K 00_XR VRUN VRUN R.K_J 00 R0.K_J 00 VRUN M_HYN M_VYN R 0_J 00 0.U_.V_K 00_XR M_HYN VVYN 00 M_LK J_R J_LU J_RN M_T U V_VIO VIO_ VIO_ VIO_ 0 _IN _IN YN_IN YN_IN M00-0QR V_ V_YN YP _OUT _OUT YN_OUT YN_OUT _HIFT_VRUN 0.U_V_Y 00_YV 00 0.U_V_Y 00_YV LK_R T_R HYN R HYN _F 00 VYN R VYN _F 00 M_T _HIFT_VRUN M_LU LU RT ONNTOR M_RN M_R RN R 0.U_.V_K 00_XR N L R-00MHZ_00 M000 F V-0._0 M0P0TF/ R 0_F 00 R 0_F 00 L L 0P_0V_J 00_NPO R-00MHZ_00 M000 0P_0V_J 00_NPO R-00MHZ_00 M000 J_LU J_RN J_R LK V_RT_T_R# TP_V_I VYN RT_VRUN HYN T TP_V_I0 0 0 PTH PTH N LK VRUN MPT R 0_J 00 LK_R _HIFT_VRUN R.K_J P_0V_J 00_NPO R 0_F 00 0P_0V_J 00_NPO N_P_0V_J 00_NPO N_P_0V_J 00_NPO -U_P FOX_Z-M-F For MI _HIFT_VRUN V_RT_T_R# V_RT_T_R# R.K_J 00 T R 0_J 00 T_R N_XT_V_N# emi-pnp( out) Q HTUPT 0 T null VRUN 0P_0V_J 00_NPO FOXONN RT HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev M ate: Wednesday, July, 00 heet of

18 LV For MI mount. TOUT TOUT O_LKIN- O_LKIN O_LKIN- O_LKIN 0.U_0V_K 00_XR U_V_Y 00_YV 0.U_0V_K 00_XR L 00R-00MHZ_00 M000 O_RXIN0- O_RXIN0 O_RXIN- O_RXIN O_RXIN0- O_RXIN0 O_RXIN- O_RXIN N_RJ Place close to N. 0.U_0V_K TOUT_I 00_XRINV_NL INV_RJ N MFIX MFIX INVRTR ONN. O_RXIN- O_RXIN O_RXIN- O_RXIN U R 0K_J 00 VRUN H0W 0 0.U_0V_K 00_XR O_RXIN- O_RXIN O_RXIN O_RXIN- O_RXIN0- O_RXIN0 O_LKIN- O_LKIN LV INV_N_ TO HR ONN_P R FOX_H0 0K_J 00 LV N MFIX MFIX 0 0 INV_NL FOX_HT0F HR ONN_0P INV_NL_ U VRUN, LIIN# M_INV_N H0W R 00K_J 00 W H0-_W-LI LI0 LI LI LI VRUN PNL I.U_.V_K 00_XR VRUN U IN IN OUT IN N IN N IN THRML P RU_V0. LV Type ize Vender evice Name WX."W LPL LPWX WX."W PT WX."W UO LW0N W0V Panel I heck[..0] X00 X00 X00 M_LV_N R 00K_J 00.U_0V_K 00_XR 0.U_V_Y 00_YV FOXONN LV HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev M ate: Wednesday, July, 00 heet of

19 VRUN VRUN VRUN PI_RQ#0 INT_PIRQ# PI_LOK# PI_PRR# PI_IRY# PI_TRY# INT_PIRQ# PI_RQ# 0_0PR PI_VL# PI_TOP# PI_FRM# PI_RQ# 0 0 RP.K 0 RP 0_0PR.K RP.K 0_0PR VRUN INT_PIRQH# INT_PIRQ# PI_RR# INT_PIRQF# VRUN INT_PIRQ# INT_PIRQ# INT_PIRQ# PI Pullups VRUN PI_RQ# PI_[..0] INT_PIRQ# INT_PIRQ# INT_PIRQ# U PI_0 0 PI_ 0 PI_ PI_ 0 PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ 0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ 0 0 PI_ PI_ F PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ 0 INT_PIRQ# INT_PIRQ# INT_PIRQ# INT_PIRQ# PI Interrupt I/F F PIRQ# PIRQ# PIRQ# 0 PIRQ# IHM-QM_ RQ0# NT0# RQ#/PIO0 NT#/PIO RQ#/PIO NT#/PIO RQ#/PIO NT#/PIO /0# /# /# /# IRY# PR PIRT# VL# PRR# PLOK# RR# TOP# TRY# FRM# PLTRT# PILK PM# PIRQ#/PIO PIRQF#/PIO PIRQ#/PIO PIRQH#/PIO F 0 PI_RQ#0 PI_NT#0 PI_RQ# PI_NT# PI_RQ# PI_NT# PI_RQ# PI_NT# PI_/#0 F PI_/# PI_/# PI_/# F0 PI_IRY# PI_PR PI_RT# PI_VL# PI_PRR# PI_LOK# PI_RR# PI_TOP# PI_TRY# PI_FRM# PLT_RT# 0 LK_IHPI PI_PM# F INT_PIRQ# INT_PIRQF# F INT_PIRQ# INT_PIRQH# 0MIL TP 0MIL TP0 0MIL TP PI_/#0 PI_/# PI_/# PI_/# PI_IRY# PI_PR PI_RT#, PI_VL# PI_PRR# PI_RR# PI_TOP# PI_TRY# PI_FRM# PLT_RT#,,,,,,,, LK_IHPI PI_PM# 0MIL TP R0 N_K_J 00 PI_RQ#0 PI_NT#0 For oot IO election. trap for oot-io LP(efault) PI NT0# Hi Hi PI_# Hi LOW PI LOW Hi LN_RXN LN_RXP LN_TXN LN_TXP XPR_RXN XPR_RXP XPR_TXN XPR_TXP MINI_RXN MINI_RXP MINI_TXN MINI_TXP For oot IO election. 0.U_0V_K 00_XR 0 0.U_0V_K 00_XR 00_XR 0.U_0V_K 00_XR 0.U_0V_K 00_XR 0.U_0V_K 00_XR 0.U_0V_K R N_K_J 00, U_O#0 U_O# U_O# U_O# U_O# TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP0 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL U_O# U_O# U_O# XPR_TXN_ XPR_TXP_ MINI_TXN_ MINI_TXP_ TP_PRN TP_PRP TP_PTN TP_PTP TP_PRN TP_PRP TP_PTN TP_PTP U_O#0 U_O# U_O# U_O# U_O# U_O# U_O# U_O# U_O# U_O# LN_TXN_ LN_TXP_ TP_PRN TP_PRP TP_PTN TP_PTP TP 0MIL TP0 0MIL TP_PI_R TP 0MIL TP 0MIL U P PRN P PRP N PTN N PTP M PRN M PRP L PTN L PTP K PRN K PRP J PTN J PTP H PRN H PRP PTN PTP F PRN F PRP PTN PTP PI-xpress PRN/LN_RXN PRP/LN_RXP PTN/LN_TXN PTP/LN_TXP PI_LK PI_0# PI_# PI_MOI F PI_MIO J O0# O#/PIO0 O#/PIO O#/PIO F O#/PIO O#/PIO O#/PIO0 J O#/PIO O# H O# IHM-QM_ PI irect Media Interface U MI0RXN MI0RXP MI0TXN MI0TXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MI_LKN MI_LKP MI_ZOMP MI_IROMP UP0N UP0P UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP URI# URI V V U U Y Y W W T T Y Y H H H H J J K K K K L L M M M M N N F F MI_RXN0 MI_RXP0 MI_TXN0 MI_TXP0 MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP LK_PI_IH# LK_PI_IH MI_OMP U_PN0 U_PP0 U_PN U_PP U_PN U_PP U_PN U_PP 0MIL TP 0MIL TP U_PN U_PP 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL TP TP TP TP U_PN U_PP TP TP R URI._F 00 MI_RXN0 MI_RXP0 MI_TXN0 MI_TXP0 MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP LK_PI_IH# LK_PI_IH R._F 00 U_PN0 U_PP0 U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP Place within 00 mils of IH _V_PI VLW MLINK0 MLINK0 U_O# U_O# U_O# RP 0 0K 0_0PR U_O# U_O# U_O# U_O# Place within 00 mils of IH and don't routing next to high speed signals FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision IH-M( PI/MI/U/PI ) / ize ocument Number Rev M ate: Wednesday, July, 00 heet of

20 HR_P FOX_H0 IH_ITLK RTRT# VccRT heck resistor value N0 0 V R _J 00 R _J 00 Min : ms T_L# VRT VRUN H_M_ITLK T_RXN0 T_RXP0 T_TXN0 T_TXP0 H_O_ITLK 0 The traces inside this block should be wider. No digital signals routed under XTL 00 P_0V_K 00_NPO 0 LK_KX.KHZ_.P_0PPM QM00000 Y R mils 0M_J 0W 00 U null U_.V_M 00_XR 0 LK_KX LK_KX_R RTX P_0V_K F 00_NPO RTX R 0K_J 00 R0_J 00 RTRT# F RTRT# R M_INTRUR# R U_.V_M INTRUR# M_J 00_XR J INTVRMN F 0_F LN00_LP INTVRMN OPN_JUMP_OPN LN00_LP TP 0MIL LN_LK R 0K_J 00 LN_RTYN TP 0MIL R LN_RX0 TP 0MIL _V_PI LN_RX TP 0MIL 0_F LN_RX 00 TP 0MIL LN_TX0 TP 0MIL 0 LN_TX Within 00 mils of the TP 0MIL 0 R LN_TX IHM,and avoid routing TP 0MIL H._F next to clock pins. LN_OK#/PIO 00 LN_OMP LN_OMPI LN_OMPO IH_ITLK IH_YN IH_RT# H_O_TIN0 H_O_TIN0 H_M_TIN H_M_TIN TP_H_IN TP 0MIL TP_H_IN TP 0MIL LK_PI_T# LK_PI_T TP 0MIL TP 0MIL IH_TO H_OK_N# _OUT 0 00P_V_K 00P_V_K 00P_V_K 00_XR 00_XR 00_XR T_RXN0_ T_RXP0_ T_TXN0_ 00P_V_K 00_XR T_TXP0_ TP 0MIL TP0 0MIL R._F 00 Within 00 mils of the IHM,and avoid routing next to clock pins. J H_IT_LK J H_YN H_RT# J H_IN0 H H_IN H H_IN H_IN F0 H_OUT TL# F T0RXN F T0RXP H T0TXN H T0TXP TRXN TRXP J TTXN J TTXP F TRXN F TRXP TTXN TTXP T_LKN T_LKP TRI# TRI IHM-QM_ IH-M Internal VR nable trap (Internal VR for Vccus_0, Vccus_, VccL_) INTVRMN IH LN / LN RT I PU LP 0 H_OK_N#/PIO H_OK_RT#/PIO T Low= Internal VR isabled High= Internal VR nabled(efault) FWH0/L0 FWH/L F FWH/L FWH/L F FWH/LFRM# LRQ0# LRQ#/PIO 0T F 0M# PRTP# F PLP# FRR# PUPWR/PIO INN# F 0 # Y # Y INTVRMN LP_0 LP_ LP_ LP_ LP_FRM# LP_RQ#0 0MIL TP H_0T H_0M# H_PWR H_INN# H_INIT# INIT# H_INTR INTR 0 H_RIN# RIN# H NMI MI# TPLK# H_NMI H_MI# H_TPLK# I_P0 I_P I_P I_P# I_P# VRT PM_THRMTRIP_R THRMTRIP# R K_F 00 LP_0, LP_, LP_, LP_, LP_FRM#, LP_RQ#0 H_0M# H_PWR H_INN# H_INIT# H_INTR TP 0MIL TP I_P[0..] I_P0 0 V I_P U I_P V I_P T I_P V I_P T I_P I_P T I_P T I_P R I_P0 0 T I_P V I_P V I_P U I_P V I_P U IOR# W IOW# W K# Y IIRQ Y IORY Y RQ W R N_0_J 00 I_P0 I_P I_P I_P# I_P# I_PIOR# I_PIOW# I_PK# INT_IRQ I_PIORY I_PRQ VRUN IH-M LN00_LP trap (Internal VR for VccLN_0 and VccL_0) LN00_LP H_NMI H_MI# 0MIL TP0 H_TPLK# I_P[0..] H_RIN# Low= Internal VR isabled High= Internal VR nabled(efault) _0VRUN R _J 00 _0VRUN H_0T R0 N J 00 _0VRUN VRUN VRUN VRUN LN00_LP R N_0_J 00 Q N00PT R N J 00 R N_0_J 00 VRT H_PRTP#,, H_PLP# H_FRR# R0 K_F 00 R N_0_J 00 R 0K_J 00 H_RIN# R 0K_J 00 H_0T PM_THRMTRIP#, _RIN# _0T _OUT _OUT R0 0K_J 00 TP 0MIL R N J 00 R 0_J 00 Q N00PT R0 0K_J 00 R IH_TO R _J 00 R _J 00 H_M_TOUT H_O_TO 0 IH_RT# R _J 00 R _J 00 H_M_RT# H_M_YN H_O_RT# 0, 0 H_O_YN R _J 00 IH_YN R _J 00 N_K_J 00 FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision IH-M( LP,I,T ) / ize ocument Number Rev M ate: Wednesday, July, 00 heet 0 of

21 VLW, U_O#0 U_O# U_O# U_O#0 U_O# U_O# PM_RI# RP 0 0K 0_0PR MLINK tuff for No-reboot Low=efault High=No-reboot H_PKR VRUN R0 N_K_J 00 LN_RT# R N_0_J00 R 0K_J 00 R N_0_J 00 R N_0_J 00 IMVP_PWR chematic check list suggestion U_PWR_0M,,, 0/: Intel F suggest follow design guide, connect LN_RT# to Vss if no integrated lan. PLT_RT#,,,,,,,, VRUN VLW PM_RMRT# R 0K_J 00 IMVP_PWR R 0K_J 00 PI_XPR_WK# TP_PIO0 R 0K_J 00 _RT# R 0K_J 00 PM_YRT# R 0K_J 00 M_LRT# R 0K_J 00 TLOW# R.K_J 00 PI_WK# R K_J 00 XTMI# R 0K_J 00 WK_I# R 0K_J 00 VRUN N_0U_.V_M 00_XR _THRM# R.K_J 00 RUNTIM_I# R.K_J 00 INT_RIRQ R0.K_J 00, PI_WK# Q VU,,, M_LK_U,,, M_T_U M_LINK_LRT# MLINK0 N_N00 R 0_J 00 PM_U_TT#,, INT_RIRQ PM_MUY# PM_TPPI# TP_PU#,, PM_LKRUN# M_LK_U M_T_U M_LINK_LRT# MLINK0 MLINK PM_RI# PM_U_TT# PM_YRT# PM_MUY# M_LRT# PM_TPPI# TP_PU# INT_RIRQ _THRM# VRMPWR U J MLK MT LINKLRT# MLINK0 MLINK F U_TT#/LPP# Y_RT# MUY#/PIO0 MLRT#/PIO 0 Port I/F: TP 0MIL TP_PIO J R H: LP bus TH/PIO I_LP_PI# J N_0_J L: PI bus TH/PIO RUNTIM_I# H 00 TH/PIO XTMI# R 0_J 00 PIO,,, OVT_# TP0 0MIL TP_PIO PIO TP0 0MIL TP_PIO TH0/PIO H TP 0MIL TP_PIO0 PIO TP 0MIL TP_PIO PIO0 0 VRUN INV_N_ LOK/PIO H M_PWRN QRT_TT0/PIO QRT_TT/PIO TLKRQ# TLKRQ#/PIO LI F LO/PIO LI J TP 0MIL TP_PIO TOUT0/PIO 0 TOUT/PIO R 0K_J H_PKR 0 H_PKR 00 PKR MH_IH_YN# J R 0K_J MH_YN# 00 J TP F 0 TP_PI#/PIO TP_PU#/PIO PM_LKRUN# H LKRUN#/PIO WK# F RIRQ THRM# J0 J RI# VRMPWR TP IHM-QM_ R N_K_F 00 M Y PIO PIO MI T PIO locks J PI J0 F PI LI LK_IH LK_U U_LK LP_# LP_# LP_# IMVP_PWR_ 0 TLOW# H0 LN_RT# 0W 0 LW_PWR, null PM_RMRT# R 00_J 00 LK_PWR_IH LK_PWR LK_PWR R 0_J 00 MPWROK TP_LP_M# L_LK L_T L_VRF0_IH L_VRF_IH TP_PIO TP_PIO0 LK_IH LK_U L_LK0 L_LK L_T0 L_T LI0 PWRTN# 0MIL TP L_RT#0 0MIL TP WK_I# _RT# PM_LP_# PM_LP_# PM_LP_# IMVP_PWR, LI PRLPVR, MPWROK IMVP_PWR onnect LPWR to existing PWROK inputs on IHM VRUN VU R R N_.K_F.K_F PM_LKRUN# R.K_J 00 PI R.K_J 00 PI R00.K_J 00 I_LP_PI# R 0K_J 00 M_LK_U R.K_J 00 M_T_U R.K_J 00 VRUN INV_N_ M_PWRN R 0K_J 00 INV_N_ R 0K_J 00 LK_U, IMVP_OK VRMPWR_R VRMPWR_R VRMPWR R 0_J 00 VRMPWR LK_PWR VRUN L_VRF ~=0.0V VLW Power MT ontroller Link T0P/PIO TP/PIO TP/PIO TP/PIO LK LK ULK LP_# LP_# LP_# _TT#/PIO PWROK PRLPVR/PIO TLOW# PWRTN# LN_RT# RMRT# K_PWR LPWROK LP_M# L_LK0 L_LK L_T0 L_T L_VRF0 L_VRF L_RT# LPIO0/PIO LRT#/PIO0 NTTT/PIO WOL_N/PIO F H J J F F F H J J J F 0MIL TP R 00_J 00 R 00_J 00 R 0_J 00 0MIL TP 00_J R R 0_J 00 R N_00K_J R0 0K_J 00 R 0K_J 00 R N_00K_J 00 0.U_V_Y 00_YV R0 0_J 00 R _F 00 R N_0_J 00 R N_0_J 00 N_0.U_V_M 00_XR R N_.K_F 00 R0 N F 00 R0 R M_LK_U M_T_U dds.h U0 V WP L 0 V PROM_OP-_x HTL0 0 0.U_.V_K 00_XR 0 N_0_J 00 _LK_N# N_0P_0V_J 00_NPO K_J 00 U0 V N VRMPWR_R N HW R 00K_J 00 FOXONN IH-M( PIO) / HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev M ate: Wednesday, July, 00 heet of

22 VLW R 0_J 00 VRUN VLW 0W null 0.U_.V_K 00_XR _VRUN VRUN R 0_J 00 R N_0_J 00 R 00_J 00 VRUN _VRUN R0 0_J 00 V._PLL_IH_R 0.U_.V_K 00_XR _V_PI _VRUN VRT 0.U_.V_K 00_XR 0W null. for all V_ L 0R-00M_0 HKF-T0.U_.V_K 00_XR P 0U_V_M.x. L 0UH_00 L0-00K 0U_.V_M 00_XR 0 0.U_.V_K 00_XR 0.U_.V_K 00_XR VLN_ U_0V_Y 0_YV VRF V._PLL_IH VLNPLL 0 N_0U_.V_Y 00_YV VRUN R0 0_J 00 VRF_U _V_PI U_0V_Y 00_YV 0.U_.V_K 00_XR U_0V_Y 0_YV u m m U_0V_Y 00_YV U_0V_Y 00_YV m m 0m 0m m.u_0v_y 00_YV.U_0V_Y 00_YV 0.U_.V_K 00_XR TP 0MIL 0m V._LN_IH UF VRT VRF[] T VRF[] VRF_U VLN_ m IHM-QM_ V [0] V [0] V [0] V [0] V [0] V [0] V [0] V [0] V [0] V [0] V [] F V [] F V [] V [] H V [] H V [] J V [] J V [] K V [] K V [0] L V [] L V [] L V [] M V [] M V [] N V [] N V [] N V [] P V [] P V [0] R V [] R V [] R V [] R V [] T V [] T V [] T V [] T V [] T V [] U V [0] U V [] V V [] V V [] V V [] W V [] Y V [] J VTPLL V [0] F V [0] V [0] H V [0] J V [0] V [0] V [0] V [0] V [0] V [0] 0 V [] V [] V [] V [] V [] V [] H V [] V [] V [] VUPLL F V [0] L V [] L V [] M V [] M V [] W V [] F VLN_0[] VLN_0[] F VLN_[] 0 VLN_[] VLN_[] VLN_[] VLN_[] VLN_[] VLN_[] VLNPLL OR VP RX TX VP_OR I PI VPU U OR VPU LN POWR V_0[0] V_0[0] V_0[0] V_0[0] V_0[0] V_0[0] V_0[0] V_0[0] V_0[0] V_0[0] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[0] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[] VMIPLL V_MI[] V_MI[] V_PU_IO[] V_PU_IO[] V_[0] V_[0] V_[0] V_[0] V_[0] V_[0] V_[0] V_[0] V_[0] V_[0] V_[] V_[] V_[] V_[] V_[] V_[] V_[] V_[] V_[] V_[0] V_[] V_[] V_[] V_[] VH VUH VU_0[] VU_0[] VU_[] VU_[] VU_[0] VU_[0] VU_[0] VU_[0] VU_[0] VU_[0] VU_[0] VU_[0] VU_[0] VU_[0] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VL_0 VL_ VL_[] VL_[] F L L L L L L M M P P T T U U V V V V V V R F F U V W W W Y 0 F J F0 J 0 H P P N P P P P P R R R R F0 VU_0 VU_ VccL_0 VccL_ 0.U_.V_K 00_XR VMIPLL_IH m 0.U_.V_K 00_XR 0 0.U_.V_K 00_XR 0.U_.V_K 00_XR 0.U_.V_K 00_XR 0.U_.V_K 00_XR VRUN. m 0m m m for all V_ m m m for all VU_ 0.U_.V_K 00_XR 0MIL TP.U_.V_K 00_XR 0.U_.V_K 00_XR N_U_0V_Y 00_YV 0 0.U_.V_K 00_XR 0.U_.V_K 00_XR 0U_.V_Y 00_YV TP 0MIL N_0.U_.V_K 00_XR FOXONN 0.U_.V_K 00_XR 0MIL TP N_0.U_.V_K VLW 00_XR 0.U_.V_K 00_XR 0 N_0.U_.V_K 00_XR N_0.0U_V_K 00_XR 0.U_.V_K 00_XR L VMIPLL_IH_R UH_00 FI0F-R0K N_0.U_.V_K 00_XR U_0V_Y 0_YV.U_.V_K 00_XR 0.U_.V_K 00_XR 0.U_.V_K 00_XR P0 0U_V_M.x. R0 _F 00 In non Intel MT systems, these rails should be powered at a minimun in 0-state since PI functionality is power from these wells. _0VRUN _VRUN _VRUN _0VRUN VRUN VLW VRUN HON HI Precision Ind. o., Ltd. P - R& ivision ize IH-M( POWR) / ocument Number Rev M ate: Wednesday, July, 00 heet of

23 U V[00] V[0] K V[00] V[00] L V[00] V[0] L V[00] V[0] L V[00] V[0] L V[00] V[0] L V[00] V[0] L V[00] V[0] L V[00] V[0] M V[00] V[0] M V[0] V[0] M V[0] V[0] M V[0] V[] M 0 V[0] V[] M V[0] V[] M V[0] V[] M V[0] V[] M V[0] V[] M V[0] V[] N V[00] V[] N V[0] V[] N V[0] V[0] N V[0] V[] N V[0] V[] N V[0] V[] N V[0] V[] N V[0] V[] N V[0] V[] N F V[0] V[] N F V[00] V[] N F V[0] V[] N F V[0] V[0] N F V[0] V[] P V[0] V[] P V[0] V[] P H0 V[0] V[] P H V[0] V[] P H V[0] V[] P H V[0] V[] P H V[00] V[] P F V[0] V[] P H V[0] V[0] R H V[0] V[] R H V[0] V[] R H V[0] V[] R H V[0] V[] R H V[0] V[] R J V[0] V[] R V[0] V[] R V[00] V[] R V[0] V[] R V[0] V[0] T 0 V[0] V[] T V[0] V[] T V[0] V[] T V[0] V[] T V[0] V[] T V[0] V[] T V[0] V[] U V[00] V[] U V[0] V[] U V[0] V[0] U V[0] V[] U V[0] V[] U V[0] V[] U V[0] V[] U V[0] V[] U V[0] V[] U F V[0] V[] U V[00] V[] V F V[0] V[] V F V[0] V[0] V F V[0] V[] V V[0] V[] W V[0] V[] W 0 V[0] V[] W V[0] V[] Y V[0] V[] Y V[0] V[] Y V[00] V[] V[0] V[] V[0] V[0] H V[0] V[] H V[0] V[] H V[0] V[] U H V[0] V[] W H V[0] J V[0] V_NTF[0] J V[0] V_NTF[0] J V[00] V_NTF[0] J V[0] V_NTF[0] J V[0] V_NTF[0] H J V[0] V_NTF[0] H K V[0] V_NTF[0] J K V[0] V_NTF[0] J K V[0] V_NTF[0] J K V[0] V_NTF[0] J K V[0] V_NTF[] V_NTF[] IHM-QM_ FOXONN IH-M( N) / HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev M ate: Wednesday, July, 00 heet of

24 0 0.U_0V_K 00_XR 0 0.U_0V_K 00_XR 0 T_TXP0 0 T_TXN0 0 T_RXN0 0 T_RXP0 VRUN P U_0V_M.x.x.. N_0U_0V_M 00_XR R 0_J 00 N TX N_M TX# N_M RX# N_M RX N_M_P_ V_._ N_M_P_ V_._ N_M_P_ 0 V_. P N_M_P_0 V_.0 P V_.0_ N_M_P_ V_.0_ P_RRV_ PTH 0 V P NPTH V NPTH V T_P FOX_LF-KL T H ONN VRUN VRUN 0 I_P[0..] I_P[0..] R R0 R R. VRUN O must Master 0 I_P# 0 I_P0 0 I_P 0 INT_IRQ 0 I_PIORY 0 I_PIOW#,,,,,,,, H: lave L: Master R 0_J 00 PLT_RT# L I_P# I_P0 I_P INT_IRQ I_PIORY I_PIOW#.K_J 00 R _J 00.K_J 00 O_RT# VR N_.K_J 00 I_P0 I_P I_P I_P I_P I_P I_P I_P N_.K_J 00 N_ L N_ N_ V_ V_ P# FX# 0 INTRQ IORY IOW# N_ 0 RT# UIO_N UIO_L PTH_ PTH_ NPTH_ NPTH_ N N_ 0 N_ N_ N_ V_ V_ 0 V_ FX# PI# IO# 0 MK# N_ IOR# MRQ N_ UIO_R 0 0U_0V_M 00_XR I_P# I_P IO# I_PK# I_PIOR# I_PRQ I_P I_P I_P I_P I_P I_P0 I_P I_P 000P_0V_K 00_XR I_P# 0 I_P 0 PI I_PK# 0 I_PIOR# 0 I_PRQ 0 0.U_V_Y 00_YV R 0K_J 00 TO _0P FOX_QTH00-TR-F / Follow doi san suggest O: Master/H:lave MLV00M0_VR For. -ROM ONN FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision T H/-ROM ize ocument Number Rev M ate: Wednesday, July, 00 heet of

25 U V_L R 0_J 00 V_R V N N N N N N N NLO_V onsider short F after test. L 0R-00MHZ_00 FOR MI T000U 0.U_.V_K U_.V_M 0.U_.V_K 0U_.V_Y 00_XR 00_XR 00_XR 00_YV VRUN,, INT_RIRQ INT_RIRQ LP_FRM# RIRQ XIO#/PIO 0MIL TP0 0, LP_FRM# LP_0 LFRM# XIO#/PIO 0, LP_0 YTM_I0 LP_ L0 XIO#/PIO 0MIL TP 0, LP_ YTM_I RP LP_ L XIO#/PIO 0, LP_ YTM_I VLW RP LP_ L XIO#/PIO 0, LP_ 0 YTM_I N 0K RP 0K LK_KPI L XIO#/PIO LK_KPI YTM_I LK_M 0K 00_PR PM_LKRUN# LLK XIO#/PIO,, PM_LKRUN# YTM_I R0.K_J 00 MFIX KI0 00_PR 00_PR U_PWR_0M LKRUN#/PIO0 XIOF#/PIOF,,, U_PWR_0M KI PIO0 XIO_F[..0] XIO_F0 T_M KI LK_M LK_KM LK_TP PLT_RT# 0,,,,,,,, PLT_RT# XIO_F R.K_J 00 KO0 T_M T_KM T_TP _RIN# LRT#/PIO XIO_F KO 0 _RIN# _0T KRT#/PIO0 0 0 _0T XIO_F KO RUNTIM_I# 0/PIO0 RUNTIM_I# XIO_F KI PM_LP_# R0 00K_J 00 RT# I# RT# XIO_F V KO PM_LP_# R0 00K_J 00 RT# XIO_F KO PM_LP_# R0 00K_J 00 XIO_F KO RUN_ON R 00K_J 00 KI0 XIO_F KO U_ON R0 00K_J 00 KI KI0/PIK0 R KI XIO_F KO LW_ON KI KI/PIK R 00K_J 00 KI XIO_F0 XIO_F KO XIO_F KI KI/PIK 0 R 00K_J 00 XIO_F KI IMVP_OK KI KI/PIK K_J 00 R 00K_J 00 XIO_F KO KI KI/PIK 0 0 XIO_F XIO_F KI KI KI/PIK R XIO_F KI KI KI/PIK K_J 00 0 XIO_F KO0 KI/PIK 0 XIO_F KI KO0 XIO_F KO V KO KO0/POK0 R.K_J 00 0 XIO_F KO KO KO/POK 0 XIO_F R KO V, PWRW# PWRW# PWRW#_ KO KO/POK 0 LW_ON_R K_J 00 LW_ON,0 KO KO KO/POK 0/PIO 0 XIO_F[..0] KO KO KO/POK MFIX XIO_F0 0W KO KO/POK 0 R0 XIO_F null KO KO/POK R 0_J XIO_F KO KO/POK 0 00K_J 00 XIO_F KO KO/POK 00 0 XIO_F KO0 KO/POK 0.U_.V_K 00_XR XIO_F FP ONN_P LIIN# KO KO0/POK0 XIO_F FOX_0-000-F V KO KO/POK XIO_F K NN VRUN KO KO/POK FR# FR# KO KO/POK R# 0 FWR# FWR# KO KO KO/POK WR# IO# R KO KO KO/POK IO# 0MIL TP MM# MM# M0 & M0 PIO ifferent Table R KO/POK MM# TP 0MIL 0K_J KO/POK M_THRM_LK M_THRM_LK 0K_J 00 L 00 M_THRM_T M_THRM_T 00 0MIL TP PWU0 LK_M_R LK_M V_RT_T_R# V_RT_T# PWU L T_M_R T_M PM_THRM# PM_THRM# PWU 0 R0 00_J 00 0 R 00_J 00 R K_J 00, LIIN# LIIN# PWU XTMI# XTMI# T_WLN_W# T_WLN_W# PWU PWM0/POW0 WK_I# WK_I# TT_PR# TT_PR# PWU PWM/POW FN_PWM FN_PWM VW# VW# PWU/TIN PWM/POW/FNPWM PWU/TIN/FNF PWM/POW 0MIL TP _OFF LK_M PWM/POW 0 0MIL TP T_M PLK PWM/POW IMVP_VR_ON IMVP_VR_ON LK_KM PT PWM/POW 0 T_KM PLK PWM/POW/FNPWM 0MIL TP0 LK_TP LK_TP PT T_TP T_TP PLK FN_TH FN_TH PI0 PT FNF/TOUT/PIO PI 0/PI0 /PI 000P_0V_K 00_XR TP 0MIL, LW_PWR R 0_J 00 0 /PI /PI PLOK#/PIO P_L# TP0 0MIL /PI FNLOK#/PIO TP0 0MIL /PI ROLLLOK#/PIO0F 0MIL TP ROLL_LOK_L# TP0 0MIL /PI NUMLOK#/PIO0 NUM_LOK_L# TP0 0MIL 0 00 /PI, IMVP_PWR R 00_RT# N_XT_V_N# N_XT_V_N# PIO0 0/PO0 0_J 00 UPN_L UPN_L ystem I table check with software define PIO0 /PO 00, R_LRT# POWR_L TOUT/PIOF /PO 0 POWR_L TTRY HRIN L# TP 0MIL PIO0 /PO 0 TTRY HRIN L# I I I I I I0, IMVP_OK R 0_J 00 0MIL TP PIO0 PIO0/FNPWM/TT_TP /PO WLN_N L VLW R K_J 00 PIO0/FNF/PLL_TP /PO TP 0MIL 0 PIO0 /PO 0MIL TP T_00 PIO0 /PO HW_POP_MUT_ H LK_00,,, OVT_# R 0_J 00 PIO0 PWRLIMIT# 0 V R K_J 00 PIO0 IT0/PIO00 PIO0 TP 0MIL PM_LP_# PM_LP_# PIO IT/PIO0 RX RX YTM_I0 R N_00K_J 00 PM_LP_# PM_LP_# PIO RX/PIO 0 R 00K_J 00 TX TX VLW PM_LP_# PM_LP_# PIO TX/PIO 0 0 YTM_I PM_RMRT# PM_RMRT# PIO #/PIO0 0 R0 00K_J 00 R N_00K_J 00 0MIL TP0 R_PWR R_PWR PIO YTM_I No used pin 0 R PIO 00K_J 00 R N_00K_J 00 KXLKO TP0 0MIL PIO XLKO 0 R0 0_J 00 R N_00K_J 00 YTM_I R0 00K_J 00 TP0 0MIL RUN_PWR RUN_PWR PIO R R R00 U_ON PIO R N_00K_J 00 YTM_I R 00K_J 00, U_ON 00K_J 00K_J NH# NH# PIO 00K_J KXLKI IN IN PIO XLKI R0 00 R N_00K_J 00 YTM_I RUN_ON PIO R 00K_J 00,, RUN_ON N_0M_J PI0 PWRTN# PIO PWRTN# PI PIO 00 Y HON HI Precision Ind. o., Ltd. PIO0.KHZ_.P_0PPM K0F QM00000 FOXONN P - R& ivision PIO0 R 00K_J 00 K IMVP_PWR LW_PWR P_0V_J P_0V_J ize ocument Number Rev 00_NPO 00_NPO M null 0W ate: Wednesday, July, 00 heet of V V V V V V V V N 00 V_L R 0_J 00 0.U_.V_K 00_XR R0 K_J 00 V

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Project Code & Schematics Subject:

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date)   Project Code & Schematics Subject: Page of chematics Page 0 chematics Page Index 0 lock iagram 0 Penryn(HOT U) / 0 Penryn(HOT U) / 0 Penryn (Power/nd) / 0 LOK N 0 antiga (HOT) / 0 antiga (MI) / 0 antiga (RPHI) / 0 antiga (RII) / antiga

More information

M630/M640 Main Board.

M630/M640 Main Board. chematics Page Index ( / Revision / hange ate) Page of chematics Page Rev. ate Page 0 chematics Page Index 0 lock iagram 0 Merom(HOT U) / 0 Merom(HOT U) / 0 Merom(Power/nd) / 0 0 LOK N 0 restline (HOT)

More information

FOXCONN Title Index Page

FOXCONN Title Index Page Page 0 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram LOK N (K0) MROM(HOT U) / MROM(HOT U) / MROM(Power/nd) / restline (HOT) / restline (MI) / restline (RPHI) / restline (RII)

More information

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU.

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU. M lock iagram RII lot 0 RII lot Power witch RJ ONN Line In INT.PKR Line Out (PIF) RJ INT. MI rray igital HMI (PIF),, Mini ard_ Robson Mic In -T ONN RII hannel RII hannel MP MP MOM -T IL 0/00 ontroller

More information

F80Q SCHEMATIC Revision 2.00

F80Q SCHEMATIC Revision 2.00 F0Q HMTI Revision.00 P 0 0 0 0 ontent YTM P RF. PU-Penryn() PU-Penryn() PU P, Thermal enor LOK N._ILPRLF N_-0L ()--PU N_-0L ()--R/P N_-0L ()--R bus N_-0L ()--POWR N_-0L ()--POWR N_-0L ()--/trapping R O-IMM_0

More information

Pamirs UMA Block Diagram

Pamirs UMA Block Diagram RJ ONN /IO/MM M/M Pro/x LK N ILPRKLFT-P RII / lot 0 RII / Ricoh R ardreader 0/00 NI Marvell 0 lot, Pamirs UM lock iagram RII hannel R II hannel PI LI Intel PU Meron M/M V F: or 00 MHz,, Host U /MHz restline-m/ml

More information

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34 MYLL lock iagram a. Line In b. Mic In c. INT Mic d. Line Out e. INT.PKR R II O-IMM R II O-IMM P Layer tackup L: ignal L: V L: ignal L: ignal L: N L: ignal ~ LK N. IT V odec L OP MOM M ard ~ RM U / MHz

More information

A8Jp/Jv/Je/Jn/Fm SCHEMATIC

A8Jp/Jv/Je/Jn/Fm SCHEMATIC Jp/Jv/Je/Jn/Fm HMTI P 0 0 0 0 ontent YTM P RF. Merom PU () Merom PU () PU P/THRML NOR LOK N. alistoga--pu alistoga--pi alistoga--r alistoga--powr alistoga--n alistoga--trap R O-IMM_0 R O-IMM_ R R TRMINTION

More information

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader YTM / TP0 LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz alistoga, PI xpress x V_ R_VRF_0 TI RT V M Ver.: MP / MP R Ver.:

More information

Page Title of Schematics Page SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB

Page Title of Schematics Page SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB Page of chematics Page 0 0 chematics Page Index lock iagram 0 R&F (MI,P,FI) 0 R&F (LK,MI,JT) 0 R&F (R) 0 R&F (POWR) 0 R&F (RPHI POWR) 0 R&F (N) 09 R&F (RRV) 0 PH (H,JT,T) PH (PI-,MU,LK) PH (MI,FI,PIO)

More information

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802.

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802. Y lock iagram INPUT OUTPUT R LK N. IT V / MHz, R / MHz INT.PKR RJ MOM M ard H 0 ROM 0 Mobile PU Yonah eleron M, T PT HOT U 00//MHz alistoga,,, MINI U TXFM Phone lue-tooth OM LPT U x port U P RT PORT PORT

More information

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation Inventec orporation R& ivision oard name : Mother oard chematic Project : Z (anta Rosa) Version : 0. Initial ate : March 0, 00 Inventec orporation F, No., ection, Zhongyang outh Road eitou istrict, Taipei

More information

4, 5. SVIDEO/COMP LVDS TPS51100(G2997) ,13. Marvell 88E Mini Card. abgn/bg 23. (100mA) INT.MIC. PCIex1.

4, 5. SVIDEO/COMP LVDS TPS51100(G2997) ,13. Marvell 88E Mini Card. abgn/bg 23. (100mA) INT.MIC. PCIex1. Volvi lock iagram YTM / MX LK N. Merom -00 INPUT OUTPUT T-0 P TKUP eleron M 0 (I LPR0).0 :.MROM.0U TOP V_(). :.MROM.0U, TOUT R / MHz R, /MHz Mobile PU HOT U /MHz@.0V Intel L0 TL+ PU I/F R Memory I/F INTRT

More information

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec YTM / MX lock iagram RTMT-.00.0W P TKUP YTM / Max.00.00, TV Out TOP INPUT OUTPUT R LK N. / MHz, R / MHz /MHz Mobile PU Yonah eleron M HOT U 00//MHz@.0V alistoga TL+ PU I/F R Memory I/F INTRT RHPI Project

More information

L53II0 M/B and Daughter P/N LIST:

L53II0 M/B and Daughter P/N LIST: Model : LII0 P P/N:L00- P P/N:L00- Intel Merom PU + M + IH-M hipset LII0 M/ and aughter P/N LIT: LII0 M/ ffiliated FF/able P/N LIT: P0 INEX P0 YTEM LOK IRM P0 POWER IRM & EQUENE P0 PIO & POWER ONUMPTION

More information

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M Project Name :IIx Platform : eleron + 0 + Park + IHM PE..... PU... 0_FF. 0...... -IHM.... 0.......... 0....... POWER... 0. ONTENT INEX YTEM LOK IRM POWER IRM & EQUENE Power on equence iagram PU Penryn

More information

立成网. 视频教程 LICHENGNB.COM

立成网. 视频教程 LICHENGNB.COM 本图纸版权属原厂家所有 仅在服务该产品使用者时使用 YTM / TP0 Project code: 9.Q0.00 INPUT OUTPUT LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz

More information

RP-note4 Block Diagram

RP-note4 Block Diagram H F 0 pril 0 '0 Keyboard Light R Termination,ecap, FN Thermal ensor MX0 TPM(T0) RFI (P0) HP OUT 0 HP OUT Int. MI MI IN Mus MI IN tereo peaker x UNUFFR R OIMM Normal ocket 00-PIN R OIMM UNUFFR R OIMM Normal

More information

Mocha-1 Block Diagram

Mocha-1 Block Diagram May.0 Thermal ensor MX I us / M us us witch I 0 -in- lot RJ onn udio odec IOU ard Mus UNUFFR R OIMM Normal ocket 0-PIN R OIMM UNUFFR R OIMM Reverse ocket T H Media ard Reader U U.0 H U.0 H Media lice Finger

More information

Canary2 Block Diagram

Canary2 Block Diagram anary lock iagram 0- V_0 0V_0 Line Out R II IN LK N. IT V RJ- RIL PORT, RT HOT U lviso-m MI I/F IH-M PT Port Replicator ( PIN) PRINTR MHz 00MHz ROM 0 P PI U LP U MI LIN IN LIN OUT TV OUT K TM R 00/MHz

More information

AG1(Alviso) Block Diagram 2005/11/01

AG1(Alviso) Block Diagram 2005/11/01 (lviso) lock iagram 00//0 LK N. Mobile PU Project ode:.0.00 P:0-0 Line Out R II 00 MHz R II 00 MHz Line In Int. MI In INT.PKR P Layer tackup L: ignal L:V L: ignal L: ignal L: N L: ignal IT V,, odec L OP

More information

Morar Block Diagram 2005/05/28

Morar Block Diagram 2005/05/28 Morar lock iagram 00/0/ LK N. Mobile PU Project ode:.0.00 YTM / TP0, P:00- R II 0 MHz R II 0 MHz IT V,, HOT U Intel 0ML MI I/F 0MHz 00MHz,,,,0 R_VRF V_ R_VRF_ Line In Int. MI In, odec L 0MHz 0MHz LINK

More information

Rev. SA SA SA SA SA SA SA SA SA SA. 43 Status LED & LID

Rev. SA SA SA SA SA SA SA SA SA SA. 43 Status LED & LID chematics Page Index ( / Revision / hange ate) Page of chematics Page 0 0 chematics Page Index lock iagram 0 R (MI,PE,FI) 0 R (LK,MI,JT) 0 R (R) 0 R (POWER) 0 R (RPHI POWER) 0 R (N) 09 R (REERVE) 0 PH

More information

THERMAL EMC2102 CRT 17 LCD HDMI MXM CONN. CardReader JMicro JMB385 LAN. MS/MS Pro/xD /MMC/SD. Giga LAN 88E PWR SW. New card. Mini Card.

THERMAL EMC2102 CRT 17 LCD HDMI MXM CONN. CardReader JMicro JMB385 LAN. MS/MS Pro/xD /MMC/SD. Giga LAN 88E PWR SW. New card. Mini Card. iger lock iagram LK N. I LPRKLFT R IMM /00 MHz INT.MI Line In MI In INT.PKR Line Out (PIF) RJ R IMM /00 MHz odec L V OP MP Q OP MP MOM M ard IO/H Mb /00MHz /00MHz ZLI PI H T O T T Mobile PU HOT U /00/0MHz@.0V

More information

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE ER_P MIN OR 00.. Tuesday, March 0, 00 TE HNE NO. X0 REV EE TE POWER TE RWER EIN HEK REPONILE IZE= VER: FILE NME: XXXX-XXXXXX-XX P/N XXXXXXXXXXXX INVENTE ER_JM OE IZE O.NUMER REV --00-L X0 X0 HEET . chematic

More information

T53S Main BD. R1.2 Block Diagram

T53S Main BD. R1.2 Block Diagram T Main. R. lock iagram LV PE Merom PU LV / ULV PE, F F 00/ MHz LOK EN. ILPRLF-T PE FN Thermal sensor PE 0 RT HMI PE PE M Nvidia NP- M PE 0,,,,,, PE udio L PE,, 0 F PI-E X zalia LP restline PM PE 0,,,,,

More information

F8V L80V N80V N81 Montevina Block Diagram

F8V L80V N80V N81 Montevina Block Diagram FV L0V N0V N Montevina lock iagram _IN & T ON PE 0 Penryn W & LE PE HMI RT PE PE LV & INV PE INTERNL KEYOR TOUH P PE IR IO PI ROM MI IN HP&PIF OUT OPMP PE Internal MI ON PE PE PE 0 V aughter PE FVa: M

More information

S Note-3 Block Diagram

S Note-3 Block Diagram Jan. ' Keyboard Light Thermal ensor MX99 LM I us / M us TML TRFN LIN OUT Int. MI MI IN RJ ONN Mus UNUFFR On-oard R OIMM x,,,, H 9 -PIN R OIMM UNUFFR R OIMM ocket, OP MP MX9 9 O 9,, Modem/luetooth U U lock

More information

Leopard2 Block Diagram

Leopard2 Block Diagram LK N I0 Leopard lock iagram Mobile PU othan V_UX onn PMI Power LOT witch TP0 /M in ard lost PI RU /M/MM/M lviso Host U 00/MHz V TI MP Mini-PI 0.a/b/g RJ ONN RJ ONN 0, 0/00 RTL00 MOM M ard, PI U -LINK,,,,,0,,,

More information

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_ : PENRYN/NTI/IH9-M/N9M- LOK IRM mall-oard ub-oard R VRM*(MX) RT MI PREMP & INT MI LZI M UIO OR L0 PE mall-oard LV HMI TouchPad PE IO PI ROM PE INTERNL KEYOR PE PE PE PE UIO_MP & INT PK PE PE PE PE nvii

More information

Caramel-1 Block Diagram

Caramel-1 Block Diagram JUL'0 Thermal ensor MX I us / M us us witch I -in- lot RJ onn udio odec IOU ard Mus UNUFFR R OIMM Normal ocket 0-PIN R OIMM UNUFFR R OIMM Reverse ocket T H Media ard Reader U U.0 H U.0 H Media lice luetooth

More information

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA lba iscrete TI M-LP gr chematics ufp Mobile Penryn Intel antiga-pm + IHM 00-0- REV : : Nopop omponent M : Pop when antiga is M PM : Pop when antiga is PM /P : OM control if antiga is PM Wistron

More information

CPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76

CPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76 0 lock iagram * 0 0 0 0 ystem etting * 0_PU-Merom(HOT) 0_PU-Merom(PWR) U ONN * I ROM * Fv/c 0 * 0 0_RETLINE(HOT) 0 0_RETLINE(MI & F) 0 0_RETLINE(RPHI) 0 0_RETLINE(R) 0 _RETLINE(PWR) _RETLINE(PWR) _RETLINE()

More information

C45/C46 Block Diagram

C45/C46 Block Diagram / lock iagram LK EN I LPR.00.00W Mobile PU Merom /., Project code:.u0.00 Project code:.v00.00 P Number : 0 Revision : - YTEM / TP0 INPUT TOUT OUTPUT V_() V_() YTEM / INPUT TOUT OUTPUT 0V_0(.) V_(.) R /

More information

Page 0 0 0 0 0 0 0 0 09 0 9 0 9 0 9 0 chematics Page Index ( / Revision / hange ate) of chematics Page chematics Page Index lock iagram R (MI,PE,FI) R (LK,MI,JT) R (R) R (POWER) R (RPHI POWER) R (N) R

More information

10.1" LCD PANEL P28 LVDS. CPU PineView-M VGA. D-Sub P26. 22mm x 22mm P6~P11. DMI x 2 AUDIO CODEC. Tiger Point HDA REALTEK ALC269Q

10.1 LCD PANEL P28 LVDS. CPU PineView-M VGA. D-Sub P26. 22mm x 22mm P6~P11. DMI x 2 AUDIO CODEC. Tiger Point HDA REALTEK ALC269Q M F lock iagram R.0 TI harger QRHR P. Inputs Outputs LOK EN. LRKLFT P RII OIMM P~P RII PU PineView-M LV 0." L PNEL P TOUT _IN T+ ystem / TPRER P. Inputs Outputs mm x mm P~P V -ub P TOUT +VLW +VLW +VLW_LO

More information

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25 LT- lock iagram YTEM / TP0 INPUT OUTPUT 0 /MM M/M Pro/x 0 RJ ONN EXT MI LK EN ILPR Thermal ensor/ Fan control MT RII / RII / lot lot Ricoh R ardreader OROM M0/M 0/00M/000M TLE RJ ML0 ONN RELTEK H UIO OE

More information

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2.

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2. R lock iagram LK EN. / MHz R MI In x I LPR / MHz odec L /MHz ZLI OP MP Q INT.PKR x OK E R PI-E PI-Express U.0 PORT/PORT Repeater/ PIEQX0 ock Port x Jack In x RJ- Ethernet Port x HMI x RT x U.0 x udio In

More information

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th n r t d n 20 0 : T P bl D n, l d t z d http:.h th tr t. r pd l 46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l

More information

Thurman UM chematics ocument ufp Mobile Merom Intel restline-m + IHM 00-0- REV : (ELL:X0) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Thurman UM ize ocument Number

More information

Beyonce UMA Schematics Document. ufcpga Mobile Merom Intel Crestline-GM + ICH8M REV : -2 (DELL:A00)

Beyonce UMA Schematics Document. ufcpga Mobile Merom Intel Crestline-GM + ICH8M REV : -2 (DELL:A00) eyonce UM chematics ocument ufp Mobile Merom Intel restline-m + IHM 00-0- REV : - (ELL:00) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM ize ocument Number

More information

Th pr nt n f r n th f ft nth nt r b R b rt Pr t r. Pr t r, R b rt, b. 868. xf rd : Pr nt d f r th B bl r ph l t t th xf rd n v r t Pr, 00. http://hdl.handle.net/2027/nyp.33433006349173 P bl D n n th n

More information

Z96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE

Z96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE 0_lock iagram 0_ystem etting 0_Merom PU () 0_Merom PU () 0_PU P. 0_PM--PU () 0_PM--R/PE () 0_PM--R U () 0_PM--PWER () 0_PM--PWER () _PM--/TRPPIN () _IHM() _IHM() _IHM() _IHM--PEW/ () _R -IMM0 _R -IMM _R

More information

SWITCH BD ASSY R40II1 REV:02 PCB SW BD R40IIx REV *11.50*1.2 6L +*V_AUX +*V +*V_LDO +*V_DDR OFF. AC/DC S4/Moff (Suspend to Disk) OFF OFF OFF

SWITCH BD ASSY R40II1 REV:02 PCB SW BD R40IIx REV *11.50*1.2 6L +*V_AUX +*V +*V_LDO +*V_DDR OFF. AC/DC S4/Moff (Suspend to Disk) OFF OFF OFF Intel Penryn PU + antiga + IHM hipset R0IIx M/ / 0 VER PE 0 0 LK IRM MIELLNEU 0 PI 0 0 PU Penryn of PU Penryn of 0 N antiga of 0 N antiga of 0 N antiga of 0 N antiga of N antiga of N antiga of LK ENERTR

More information

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC.

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC. E YTEM / Project code: TP P0 lock iagram YTEM / Mobile PU PWQI LK EN. ILPRYLFT-P RTMT-0-V-RT HOT U Penryn, /00/0MHz@.0V Line Out odec H udio PI-E/U.0 L IHM New card PIe ports MI In PI/PI RIE M/M Pro/ U.0

More information

n r t d n :4 T P bl D n, l d t z d th tr t. r pd l

n r t d n :4 T P bl D n, l d t z d   th tr t. r pd l n r t d n 20 20 :4 T P bl D n, l d t z d http:.h th tr t. r pd l 2 0 x pt n f t v t, f f d, b th n nd th P r n h h, th r h v n t b n p d f r nt r. Th t v v d pr n, h v r, p n th pl v t r, d b p t r b R

More information

4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n tr t d n R th

4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n tr t d n R th n r t d n 20 2 :24 T P bl D n, l d t z d http:.h th tr t. r pd l 4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n

More information

Kendo-3 Workstation Block Diagram

Kendo-3 Workstation Block Diagram Feb. ' 0 RT Port Thermal ensor M 0 I / M us us witch I M us Keyboard Light.'' WUX+/ WX+ L RT LTION P connector isplay port to ocking UIO OMO Jack ual Link LV T H T O R RT isplay Port isplay Port et ombo

More information

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset Revision History / ORIINL RELEE Model : MEI Mobile othan with INTEL M / IH-M hipset P INEX P YTEM LOK IRM P POWER IRM & EQUENE P PIO & POWER ONUMPTION P PU anias/othan-/ P PU anias/othan-/ P LOK EN I P

More information

SHINAI-3 Switchable Graphics System Block Diagram

SHINAI-3 Switchable Graphics System Block Diagram Keyboard Light HINI- witchable raphics ystem lock iagram P Layer tackup L: TOP L: INL RT Port Thermal ensor M 0 I / M us us witch I." WX+ RT LTION P connector isplay port to ocking M us Touch creen 0 UIO

More information

22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r n. H v v d n f

22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r n. H v v d n f n r t d n 20 2 : 6 T P bl D n, l d t z d http:.h th tr t. r pd l 22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

l f t n nd bj t nd x f r t l n nd rr n n th b nd p phl t f l br r. D, lv l, 8. h r t,., 8 6. http://hdl.handle.net/2027/miun.aey7382.0001.001 P bl D n http://www.hathitrust.org/access_use#pd Th r n th

More information

4 4 N v b r t, 20 xpr n f th ll f th p p l t n p pr d. H ndr d nd th nd f t v L th n n f th pr v n f V ln, r dn nd l r thr n nt pr n, h r th ff r d nd

4 4 N v b r t, 20 xpr n f th ll f th p p l t n p pr d. H ndr d nd th nd f t v L th n n f th pr v n f V ln, r dn nd l r thr n nt pr n, h r th ff r d nd n r t d n 20 20 0 : 0 T P bl D n, l d t z d http:.h th tr t. r pd l 4 4 N v b r t, 20 xpr n f th ll f th p p l t n p pr d. H ndr d nd th nd f t v L th n n f th pr v n f V ln, r dn nd l r thr n nt pr n,

More information

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n R P RT F TH PR D NT N N TR T F R N V R T F NN T V D 0 0 : R PR P R JT..P.. D 2 PR L 8 8 J PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D.. 20 00 D r r. Pr d nt: n J n r f th r d t r v th

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

H NT Z N RT L 0 4 n f lt r h v d lt n r n, h p l," "Fl d nd fl d " ( n l d n l tr l t nt r t t n t nt t nt n fr n nl, th t l n r tr t nt. r d n f d rd n t th nd r nt r d t n th t th n r lth h v b n f

More information

D t r l f r th n t d t t pr p r d b th t ff f th l t tt n N tr t n nd H n N d, n t d t t n t. n t d t t. h n t n :.. vt. Pr nt. ff.,. http://hdl.handle.net/2027/uiug.30112023368936 P bl D n, l d t z d

More information

Am186CC and Am186CH POTS Line Card

Am186CC and Am186CH POTS Line Card RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to

More information

n

n p l p bl t n t t f Fl r d, D p rt nt f N t r l R r, D v n f nt r r R r, B r f l. n.24 80 T ll h, Fl. : Fl r d D p rt nt f N t r l R r, B r f l, 86. http://hdl.handle.net/2027/mdp.39015007497111 r t v n

More information

0 t b r 6, 20 t l nf r nt f th l t th t v t f th th lv, ntr t n t th l l l nd d p rt nt th t f ttr t n th p nt t th r f l nd d tr b t n. R v n n th r

0 t b r 6, 20 t l nf r nt f th l t th t v t f th th lv, ntr t n t th l l l nd d p rt nt th t f ttr t n th p nt t th r f l nd d tr b t n. R v n n th r n r t d n 20 22 0: T P bl D n, l d t z d http:.h th tr t. r pd l 0 t b r 6, 20 t l nf r nt f th l t th t v t f th th lv, ntr t n t th l l l nd d p rt nt th t f ttr t n th p nt t th r f l nd d tr b t n.

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

Cover Sheet Block Diagram MAIN CLOCK GEN DDR CLOCK BUFFER mpga478-b INTEL CPU Sockets DDR SLOT DDR TERMINATOR SIS 961A SOUTH BRIDGE AC'97 CODEC

Cover Sheet Block Diagram MAIN CLOCK GEN DDR CLOCK BUFFER mpga478-b INTEL CPU Sockets DDR SLOT DDR TERMINATOR SIS 961A SOUTH BRIDGE AC'97 CODEC Last chematic Update ate: // M- VRION: I / HIPT Willamette/Northwood pin mp- Processor chematics over heet lock iagram MIN LOK N R LOK UFFR mp- INTL PU ockets - I / NORTH RI - PU: Willamette/Northwood

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD 0_lock iagram 0_ystem etting 0_PU-YONH(HOT) 0_PU-YONH(PWR) 0_N-M(HOT) 0_N-M(MI & F) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM() _-IHM() _-IHM() _-IHM(PWR) 0_R O-IMM0 _R O-IMM _R TERMINTION

More information

Th n nt T p n n th V ll f x Th r h l l r r h nd xpl r t n rr d nt ff t b Pr f r ll N v n d r n th r 8 l t p t, n z n l n n th n rth t rn p rt n f th v

Th n nt T p n n th V ll f x Th r h l l r r h nd xpl r t n rr d nt ff t b Pr f r ll N v n d r n th r 8 l t p t, n z n l n n th n rth t rn p rt n f th v Th n nt T p n n th V ll f x Th r h l l r r h nd xpl r t n rr d nt ff t b Pr f r ll N v n d r n th r 8 l t p t, n z n l n n th n rth t rn p rt n f th v ll f x, h v nd d pr v n t fr tf l t th f nt r n r

More information

MT9V128(SOC356) 63IBGA HB DEMO3 Card

MT9V128(SOC356) 63IBGA HB DEMO3 Card MT9V(SO) IG H MO ard Page escription Page lock iagram Pinout Sensor Power Supply VideoOut_lock_Reset xternal Interface Rev Who ate escription Rev 0.0 jwrede 0/0/0 ase Schematic for ustom esign Rev 0. aralex

More information

PART for BOM only 02G GPU NB8M

PART for BOM only 02G GPU NB8M RT_TY P PRT for OM only Function U Partnumber RT TY 000 LOTION Temp Modify 0: elete E,,,, already have in location elete E, No space to add elete,,0,,,,,,, No space to add TT PU NM 00000 Title Revision

More information

,. *â â > V>V. â ND * 828.

,. *â â > V>V. â ND * 828. BL D,. *â â > V>V Z V L. XX. J N R â J N, 828. LL BL D, D NB R H â ND T. D LL, TR ND, L ND N. * 828. n r t d n 20 2 2 0 : 0 T http: hdl.h ndl.n t 202 dp. 0 02802 68 Th N : l nd r.. N > R, L X. Fn r f,

More information

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N 0 THIS RWG ONORMS TO.S. -T-0-00-0- U/0V +/-% 00N +/-0% 0N +/-0% U/0V +/-% 00N +/-0% 0 0N +/-0% R R 0R % P/0V +/-% K % U S YLLOW U 0 U U S0LV0 MLKTON /R S S R SK LS MULTI U/0V +/-% 00N +/-0% 0N +/-0% LLK+

More information

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E 0 0 0 0 0 0 0 lock iagram ystem etting * PU-YONH(HOT) PU-YONH(PWR) * N-PM(HOT) * U ONN * I ROM * LE * R Mx x Option PU YONH MEROM W W LOK EN I 0 FJr 0 0 0 N-PM(MI & F) N-PM(RPHI) N-PM(R) N-PM(PWR) 0 &

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1 TERE lock iagram PE FN ENR M0RMZ PE, PU T00 xx,xx eries PE PE LK EN 0 HRER RUT F MHz Power n equence PE 0 TP PE PE LV & NV RT MH-M alistoga ML 0:00000 PE,,,,0, M nterface R-MHz ual hannel R PE,, -MM X

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

XO2 DPHY RX Resistor Networks

XO2 DPHY RX Resistor Networks PHY_0_P_RX PHY_0_N_RX [] [] R R LP_0_P_RX HS_0_P_RX HS_0_N_RX LP_0_N_RX PHY_LK0_P_RX PHY_LK0_N_RX PHY_LK_P_RX PHY_LK_N_RX [] [] [] [] R R6 R8 R0 LP_LK0_P_RX HS_LK0_P_RX HS_LK0_N_RX LP_LK0_N_RX LP_LK_P_RX

More information

828.^ 2 F r, Br n, nd t h. n, v n lth h th n l nd h d n r d t n v l l n th f v r x t p th l ft. n ll n n n f lt ll th t p n nt r f d pp nt nt nd, th t

828.^ 2 F r, Br n, nd t h. n, v n lth h th n l nd h d n r d t n v l l n th f v r x t p th l ft. n ll n n n f lt ll th t p n nt r f d pp nt nt nd, th t 2Â F b. Th h ph rd l nd r. l X. TH H PH RD L ND R. L X. F r, Br n, nd t h. B th ttr h ph rd. n th l f p t r l l nd, t t d t, n n t n, nt r rl r th n th n r l t f th f th th r l, nd d r b t t f nn r r pr

More information

+18VL. 220uf 25V. 0.1u C10UF. 100k AGND LEFT_OUT_+VE R19 22R -18VL. C9 150pF +18VL LEFT_OUT_-VE R uf 25V 22R

+18VL. 220uf 25V. 0.1u C10UF. 100k AGND LEFT_OUT_+VE R19 22R -18VL. C9 150pF +18VL LEFT_OUT_-VE R uf 25V 22R RVIION ROR O NO: PPROV: T: VL LFT_IN_V Pt Q 0 Q R Q 0 R Q 0nf Q 0 N W R 0 00 0k Pt R 00 R R k R W R 00 0 00u W 00pf u R 00k N Q J u 0 Q Q 0 0.u 0UF 0uf V R 00k N R R LFT_OUT_V Notes: Use either Q/Q or

More information

Vr Vr

Vr Vr F rt l Pr nt t r : xt rn l ppl t n : Pr nt rv nd PD RDT V t : t t : p bl ( ll R lt: 00.00 L n : n L t pd t : 0 6 20 8 :06: 6 pt (p bl Vr.2 8.0 20 8.0. 6 TH N PD PPL T N N RL http : h b. x v t h. p V l

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please

More information

DR1 (Roberts) Schematics Document ufcpga Mobile Penryn Intel Cantiga-GM + ICH9M REV : A00

DR1 (Roberts) Schematics Document ufcpga Mobile Penryn Intel Cantiga-GM + ICH9M REV : A00 R () chematics ocument ufpg Mobile Penryn Intel antiga-gm + IHM 00-0-0 REV : 00 : Nopop omponent Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. over Page

More information

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0] STTTW STTLKW POW[:0] PTW[:0] SYNHW PLKW Sheet_ STTTS STTLKS POS[:0] PTS[:0] SYNHS PLKS Sheet_ Spareates PLKS SYNHS PTS[:0] POS[:0] STTLKS STTTS MLKS MTS Sheet_ PLKW PLKS SYNHW SYNHS PTW[:0] PTS[:0] POW[:0]

More information

Model Name: 8I945AE-AE Revision 1.1

Model Name: 8I945AE-AE Revision 1.1 Model Name: IE-E Revision. HEET TITLE HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET LOK IRM OM & P MOIFY HITORY P_L_ P_L_ P_L_ P_L_,E,F, MH-LKEPORT_HOT MH-LKEPORT_RII MH-LKEPORT_PI E, MI MH-LKEPORT_INT V

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

GM3(B) Pacino Intel Discrete & UMA Block Diagram

GM3(B) Pacino Intel Discrete & UMA Block Diagram GM() Pacino Intel iscrete & UM lock iagram Screw Hole PG POWR /TT ONNTOR PG R-SOIMM PG, R-SOIMM PG, UIO/MP ST/H blank Page SYSTM RST IRUIT TT HRGR RUN POWR SW +.V_SUS/+V_SUS +V/+.V/+.V PG udio udio SPK

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

Colby College Catalogue

Colby College Catalogue Colby College Digital Commons @ Colby Colby Catalogues College Archives: Colbiana Collection 1866 Colby College Catalogue 1866-1867 Colby College Follow this and additional works at: http://digitalcommons.colby.edu/catalogs

More information

NTCA2 2 LA6A JA6 CYA6 ACL3 VAA3 DA48 CYA19 LA6B DA45 CTA4B DA46 CTA5B G2 CTA3B RA135 QA6 RA144 CNA5 CNA6 VO-B1 S12VA SGND SGND GATE

NTCA2 2 LA6A JA6 CYA6 ACL3 VAA3 DA48 CYA19 LA6B DA45 CTA4B DA46 CTA5B G2 CTA3B RA135 QA6 RA144 CNA5 CNA6 VO-B1 S12VA SGND SGND GATE L Y Y N 0 F F L X V L X N L L L N Y Y NT L NT J L PV -T L L Y Y V L X N L N VM 0 0 J0 PN J PN PN J PN PN PN PN V VM 0 F P V V N (-) (+) (+) (-) L 0 0 0 0 0 0 0 0 0 0 L L T Q T T T Q + F Y Y 0 V/N N/VP

More information

PCI9054RDK-860 BLOCK DIAGRAM

PCI9054RDK-860 BLOCK DIAGRAM N HISTORY N NUMR T NOT xxx-xxx 0/0/. M signals added: R0, R, R, and R to include VFLS[:0] and FRZ to the M connector.. dded pull up to and : R, R, R, R, U, and U0. xxx-xxx 0//. SRM: added R MUX(U,U,U):

More information

Model Name: 965P-DQ6. Revision 1.01F

Model Name: 965P-DQ6. Revision 1.01F Model Name: P-Q HEET TITLE Revision.0F HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET OM & P MOIFY HITORY LOK IRM POWER MP P_L_ P_L_ P_L_ P_L_ MH-ROWTER_HOT MH-ROWTER_RII MH-ROWTER_PI E, MI MH-ROWTER_T V MH-ROWTER_

More information

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160 Service Service Service W-V0 0-0 Product Service Group udio Service Information lready published Service Informations: ORRTION TO SRVI MNUL elow are corrections to the circuit diagram parts list: OMI OR

More information

Thurman Discrete VGA nvidia G86 Schematics Document. ufcpga Mobile Merom Intel Crestline-PM + ICH8M REV : -1(DELL:A00)

Thurman Discrete VGA nvidia G86 Schematics Document. ufcpga Mobile Merom Intel Crestline-PM + ICH8M REV : -1(DELL:A00) Thurman iscrete V nvidia chematics ocument ufp Mobile Merom Intel restline-pm + IHM 00--0 REV : -(ELL:00) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Thurman iscrete

More information

Colby College Catalogue

Colby College Catalogue Colby College Digital Commons @ Colby Colby Catalogues College Archives: Colbiana Collection 1870 Colby College Catalogue 1870-1871 Colby College Follow this and additional works at: http://digitalcommonscolbyedu/catalogs

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1 header). Also used on IO Matrix (IOMx) NXP VKIT-SZV Table of ontents 0 LOK IGRM N NOTS 0 I/O Headers 0 Power/MU 0 Peripherals 0 US/OSM Revisions Rev escription esigner ate X Initial raft 00 Release 0/0/ X hanged MU to SZV 0// U T I O N : This

More information

Discovery Guide. Beautiful, mysterious woman pursued by gunmen. Sounds like a spy story...

Discovery Guide. Beautiful, mysterious woman pursued by gunmen. Sounds like a spy story... Dv G W C T Gp, A T Af Hk T 39 Sp. M Mx Hk p j p v, f M P v...(!) Af Hk T 39 Sp, B,,, UNMISSABLE! T - f 4 p v 150 f-p f x v. Bf, k 4 p v 150. H k f f x? D,,,, v? W k, pf p f p? W f f f? W k k p? T p xp

More information