Kendo-3 Workstation Block Diagram

Size: px
Start display at page:

Download "Kendo-3 Workstation Block Diagram"

Transcription

1 Feb. ' 0 RT Port Thermal ensor M 0 I / M us us witch I M us Keyboard Light.'' WUX+/ WX+ L RT LTION P connector isplay port to ocking UIO OMO Jack ual Link LV T H T O R RT isplay Port isplay Port et ombo N et U.0 mart ard IF Touch creen olor ensor U.0 onn H9 RJ onn NVII NP-Q/Q,,,,9,0 R R VRM bx VRM Port Port bx 0 T ONN 9 H UIO O X0-Z,,,,, RJ onn T ONN 0 OKIN ONN 0 T Port H H H H M 9 HI# U.0 PIe X en Finger Print luetooth (L onn) amera T Port 0 T Port T Port ' 9 LINK I/O U OR ONN 00 H0 H H HI# U.0 H9 Kendo- Workstation lock iagram U.0 ep port Intel PU andyridge (Q) R MHz,,,,,,9 Intel ougar Point U.0 ( ports) 9./zalia Interface PI.0 LP I/F PI Rev. INT. RT MI x erial T 0M/s PI xpress,,,,,,9, PI PI FLH 9 -ensor hannel R /0 hannel R /0 U.0 H PI xpress Thinker U.0 H PI xpress T Port U.0 H PI xpress PI xpress PI xpress PI xpress LP us / MHz K H/RF, XP onn. UNUFFR R OIMM Normal ocket Primary 0-PIN R OIMM UNUFFR R OIMM Normal ocket Primary Mini PI- WLN ard Mini PI- WWN MT xpress ard Intel LN LWIVILL 0 Int. K Track point IV U.0 up Mediaard Reader RU0-QFN LP ebug oard onn 9 Project ode: 9.K0.00 P(Raw ard): 0- TPM UNUFFR R OIMM Reverse ocket econdary 0 UNUFFR R OIMM Normal ocket econdary 0 witch PIL00ZFX U.0 ONN 0 -in- lot IM lot OM VR TP90RVR VR_VTT VR0LN VT/VT VINT0 VM L9:ignal Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. lock iagram P Layer tackup INPUT ize ocument Number Rev ustom Kendo- W L0:OTTOM M-T-PWR -T-PWR FXOR_ ILHRTZ VINT0 VR_VTT VR0LN Tuesday, ecember 0, 00 ate: heet of 0 9 VR/R_RF V0R TPRR VM VM VM L: L:ignal ystem / TPRTV VINT0 L:TOP L:ignal L:ignal L:V L: L: attery harger/elector QRHR OK_PWR0_F VINT0 OUTPUT VM VM PU / VTMFQX/VTFX VPUOR VFXOR VRVIO MX9T VM V0R VR VRVIO R_VRF VR 9

2 RITOR ymbol name 0KR Value 0K Ohm Tolerance (J: %, F: %, : 0.%, : 0. %) If no letter, it means J: % Rating 00=> /W, V 00 => /W, V 00 => /0W, 00V /W, V ize =>00, =>00, =>00, =>0, 0=>0 00 HITORY tage ate No. Page Note V R. Ohm If no letter, it means J: % /0W, 00V 00 KRF K Ohm F: % /W, V 00 The naming rule is value + R + size + tolerance For the value, it can be read by the number before R. (R means resistor) For the tolerance, it can be read from the last letter. For the rating, we don't show on the symbol name. For the size, R=>00, R=>00, R=>00,... PITOR ymbol name Value Tolerance Rating ize (M: +/-0, K: +/-0, Z: +0/-0) =>00, =>00, =>00, =>0, 0=>0 U0VMX- 0.uF M/XR 0V 00 0UVMX 0uF M/XR.V 00 UVZY.uF Z/YV V 00 The naming rule is apacitor type + value + rating + size + tolerance + material U0VMX- => MT eremic, T=> PO cap or P cap U => 0.uF 0V => the voltage rating is 0V => 00, =>00, =>00 M=>tolerance M, K, Z X=> XR/XR, Y=> YV - => symbol version, nonsense to characteristic PLNR_I[..0] PH PIOn 9 PLNR_In V Planar I Version Planar P Version PI TL VI MINIPI LOT RU R U UHI U.0 HI MI-to-PI/ 9 Modem/ 9 udio IL IT OM LP ridge I 0 0 VT - Wistron orporation T F,, ec., Hsin Tai Wu Rd., Hsichih, Mus Taipei Hsien, Taiwan, R.O.. 0 V V FVT PI xpress IRQ (efault) F, RIRQ,, H,,, RQ# / NT# RQ# / NT# RQ#0 / NT#0 HITORY ize ocument Number Rev Kendo- W ate: Tuesday, ecember 0, 00 heet of 0

3 VR0_VTT_PU KT OF 9 P_OMP R 9RF-L-P P_IOMPI J From ougar Point MI_TXN[..0] N MI_TXN0 P_IOMPO J MI_TXN MI_RX#0 P_ROMPO H MI_TXN MI_RX# MI_TXN MI_RX# PI_FX_RXN[..0] PI_FX_RXN MI_RX# P_RX#0 K PI_FX_RXN MI_TXP[..0] MI_TXP0 P_RX# M PI_FX_RXN MI_TXP MI_RX0 P_RX# L PI_FX_RXN MI_TXP MI_RX P_RX# J PI_FX_RXN MI_TXP MI_RX P_RX# J PI_FX_RXN0 MI_RX P_RX# H PI_FX_RXN9 MI_RXN[..0] MI_RXN0 P_RX# H PI_FX_RXN To ougar Point MI_RXN MI_TX#0 P_RX# PI_FX_RXN MI_RXN MI_TX# P_RX# 0 F PI_FX_RXN MI_RXN MI_TX# P_RX#9 F PI_FX_RXN MI_TX# P_RX#0 PI_FX_RXN MI_RXP[..0] MI_RXP0 P_RX# PI_FX_RXN MI_RXP MI_TX0 P_RX# PI_FX_RXN MI_RXP MI_TX P_RX# F0 PI_FX_RXN MI_RXP MI_TX P_RX# PI_FX_RXN0 MI_TX P_RX# PI_FX_RXP[..0] PI_FX_RXP P_RX0 J PI_FX_RXP P_RX L PI_FX_RXP To ougar Point FI_TXN[..0] FI_TXN0 P_RX K PI_FX_RXP FI_TXN FI0_TX#0 P_RX H H9 PI_FX_RXP FI_TXN FI0_TX# P_RX H 9 PI_FX_RXP0 FI_TXN FI0_TX# P_RX F PI_FX_RXP9 FI_TXN FI0_TX# P_RX PI_FX_RXP FI_TXN FI_TX#0 P_RX F PI_FX_RXP These P interface is left as N, 0 FI_TXN FI_TX# P_RX F0 PI_FX_RXP FI_TXN FI_TX# P_RX9 PI_FX_RXP if external FX is not mounted.. FI_TX# P_RX0 PI_FX_RXP P_RX F PI_FX_RXP FI_TXP[..0] FI_TXP0 P_RX PI_FX_RXP FI_TXP FI0_TX0 P_RX 9 PI_FX_RXP FI_TXP FI0_TX P_RX 0 PI_FX_RXP0 FI_TXP FI0_TX P_RX FI_TXP FI0_TX PI_FX_U_TXN PI_FX_TXN PI_FX_TXN[..0] 0 UVKX-P FI_TXP FI_TX0 P_TX#0 M9 9 PI_FX_U_TXN PI_FX_TXN FI_TXP FI_TX P_TX# M UVKX-P 9 PI_FX_U_TXN PI_FX_TXN FI_TXP FI_TX P_TX# M UVKX-P F PI_FX_U_TXN PI_FX_TXN FI_TX P_TX# L UVKX-P PI_FX_U_TXN PI_FX_TXN P_TX# L9 UVKX-P PI_FX_U_TXN0 PI_FX_TXN0 From ougar Point FI_FYN0 J FI0_FYN P_TX# K UVKX-P PI_FX_U_TXN9 PI_FX_TXN9 FI_FYN J FI_FYN P_TX# K UVKX-P PI_FX_U_TXN PI_FX_TXN P_TX# J0 UVKX-P PI_FX_U_TXN 9 PI_FX_TXN FI_INT H0 UVKX-P FI_INT P_TX# J PI_FX_U_TXN 0 UVKX-P PI_FX_TXN P_TX#9 H9 PI_FX_U_TXN PI_FX_TXN FI_LYN0 J9 UVKX-P FI0_LYN P_TX#0 PI_FX_U_TXN PI_FX_TXN FI_LYN H UVKX-P FI_LYN P_TX# 9 PI_FX_U_TXN UVKX-P PI_FX_TXN P_TX# F PI_FX_U_TXN UVKX-P PI_FX_TXN VR0_VTT_PU P_TX# PI_FX_U_TXN UVKX-P PI_FX_TXN P_TX# F PI_FX_U_TXN0 UVKX-P PI_FX_TXN0 P_OMP P_TX# R9 9RF-L-P P_OMPIO PI_FX_U_TXP PI_FX_TXP PI_FX_TXP[..0] UVKX-P R P_HP_PU P_IOMPO P_TX0 M PI_FX_U_TXP UVKX-P PI_FX_TXP P_HP P_TX M PI_FX_U_TXP 9 PI_FX_TXP UVKX-P P_TX M0 PI_FX_U_TXP 0 UVKX-P PI_FX_TXP P_TX L PI_FX_U_TXP UVKX-P PI_FX_TXP P_UX P_TX L PI_FX_U_TXP0 UVKX-P PI_FX_TXP0 P_UX# P_TX K0 PI_FX_U_TXP9 UVKX-P PI_FX_TXP9 P_TX K PI_FX_U_TXP UVKX-P PI_FX_TXP P_TX J9 PI_FX_U_TXP UVKX-P PI_FX_TXP P_TX0 P_TX J F PI_FX_U_TXP UVKX-P PI_FX_TXP P_TX P_TX9 H PI_FX_U_TXP UVKX-P PI_FX_TXP P_TX P_TX0 PI_FX_U_TXP UVKX-P PI_FX_TXP P_TX P_TX PI_FX_U_TXP 9 UVKX-P PI_FX_TXP P_TX F PI_FX_U_TXP 0 UVKX-P PI_FX_TXP P_TX#0 P_TX PI_FX_U_TXP UVKX-P PI_FX_TXP P_TX# P_TX PI_FX_U_TXP0 UVKX-P PI_FX_TXP0 P_TX# P_TX F P_TX# N MI Intel(R) FI ep PI XPR* - RPHI OM Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PU(/):MI/P/FI ize ocument Number Rev Kendo- W ate: Tuesday, ecember 0, 00 heet of 0

4 Need to refer Intel esign uide to place PU and route wire. TP VR0_VTT_PU TP VR0_VTT,0,,9, -THRM -PROHOT -THRMTRIP R9 To power shutdown circuits Open rain Output 0.9V~.V operation device VR0_VTT_PU,,0 PI -TRR Need to connect to R RJ--P TP0 R TP atastrophic error output N_IV# is used for contol of TacomaPass L. N L N L N KT N_IV# KTO# TRR# PI PROHOT# THRMTRIP# KTO# pin is tied down by PU, when PU is inserted at socket. N MI THRML LOK R MI OF 9 LK LK# PLL_RF_LK PLL_RF_LK# M_RMRT# M_ROMP0 M_ROMP M_ROMP R K PLL_RF_LK- PLL_RF_LK+ R R9 R0 R R 0RF-P RF-P 00RF-L-P KRJ--P KRJ--P VR0_VTT_PU PU_LK_00M -PU_LK_00M VR0_VTT_PU V,0 RMPWR VR0_VTT_PU VR_VQ Place near PU R9 RJ--P This test point is used at P process.,,0 PUPWR -PU_RT -PM_YN TP M P V R PM_YN UNORPWROO M_RMPWROK RT# N PWR MNMNT JT & PM PR# PRQ# TK TM TRT# TI TO R# PM#0 PM# PM# PM# PM# PM# PM# PM# P9 P R R P0 R P L T R9 R0 T0 P R T R -XP_PR,0 -XP_PRQ,0 -XP_TRT,0 XP_TO,0 -XP_R,,0 R0 KRJ--P FOR XP K--P VR_IMM R9 RJ--P XP_TK,0 XP_TM,0 XP_TI,0 R KRJ--P R0 RJ-P Place near PU RMPWR VR0_VTT_PU V OUT_Y U9 N# IN_ VTT_PWR RMRT_T_ON VTT_PWR,,0 Q0 TF-P -RMRT,,0,0,,,0,,0,0 -PLTRT_FR This change is to Wake up issue based on Intal White paper Place near IMM connector U9 R RJ-P R 00KRJ--P R TP R 0KRJ--P R RJ--P R0 RJ--P Q K--P 0 R KRJ--P R Q K--P KRJ--P Need to find chmitt with Open drain output OM Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PU (/):LK/MI/JT ize ocument Number Rev Kendo- W Tuesday, ecember 0, 00 ate: heet of 0

5 KT OF 9 KT OF 9,0 M Q[..0] _LK0 M RLK0_M N M Q0 _LK#0 -M RLK0_M 9 R9 M Q _Q0 _K0 M K0,0 M Q[..0] _LK0 M RLK0_M M Q _Q 0 M Q0 _LK#0 -M RLK0_M M Q _Q V9 M Q _Q0 _K0 M K0 M Q _Q 9 M Q _Q M Q _Q _LK M RLK_M M Q _Q M Q _Q _LK# -M RLK_M 9 R0 M Q _Q M Q _Q _K M K M Q _Q _LK M RLK_M M Q _Q M Q _Q _LK# -M RLK_M M Q9 _Q V0 F M Q _Q _K M K M Q0 _Q9 F M Q _Q M Q _Q0 _LK M RLK_M 0 F0 M Q9 _Q M Q _Q _LK# -M RLK_M 0 F T9 M Q0 _Q9 M Q _Q _K M K 0 0 F M Q _Q0 _LK M RLK_M 0 M Q _Q 9 F M Q _Q _LK# -M RLK_M 0 M Q _Q F9 W9 M Q _Q _K M K 0 M Q _Q for IMMs F J M Q _Q M Q _Q _LK M RLK_M 0 for IMMs J M Q _Q M Q _Q _LK# -M RLK_M 0 K0 T0 M Q _Q M Q9 _Q _K M K 0 K K9 M Q _Q _LK M RLK_M 0 M Q0 _Q9 K J9 M Q _Q _LK# -M RLK_M 0 M Q _Q0 K W0 J0 M Q9 _Q _K M K 0 M Q _Q J K M Q0 _Q9 M Q _Q _#0 -M 0 J K M Q _Q0 M Q _Q _# -M J M M Q _Q M Q _Q _# -M 0 J K N M Q _Q _#0 -M 0 M Q _Q _# -M 0 for IMMs K L N M Q _Q _# -M M Q _Q M M Q -M 0 for IMMs N _Q _# M Q _Q N0 H M M Q _Q _# -M 0 M Q9 _Q N N M Q _Q M Q0 _Q9 _OT0 M OT0 N M M Q _Q M Q _Q0 _OT M OT M0 M M Q9 _Q M Q _Q _OT M OT 0 M9 H M M Q0 _Q9 _OT0 M OT0 M Q _Q _OT M OT 0 for IMMs N9 M M Q _Q0 _OT M OT M Q _Q M R M Q _Q _OT M OT 0 M Q _Q H M Q M OT 0 for IMMs P _Q _OT -M Q[..0],0 M Q _Q N M Q _Q M Q _Q K N -M Q0 M Q _Q -M Q[..0],0 M Q _Q _Q#0 K N F -M Q M Q _Q M Q9 _Q _Q# H P K -M Q M Q _Q -M Q0 M Q0 _Q9 _Q# H P N -M Q M Q _Q _Q#0 -M Q M Q _Q0 _Q# J N9 N -M Q M Q9 _Q _Q# -M Q M Q _Q _Q# J J T P9 -M Q M Q0 _Q9 _Q# -M Q M Q _Q _Q# J M T K -M Q M Q _Q0 _Q# -M Q M Q _Q _Q# K L P P -M Q M Q _Q _Q# -M Q M Q _Q _Q# J9 M N M Q _Q _Q# -M Q M Q _Q K9 R R M Q _Q _Q# -M Q M Q _Q H M R M Q[..0],0 M Q _Q _Q# M Q _Q H9 R9 M Q _Q M Q9 _Q L9 J M Q0 M Q _Q M Q0 _Q9 _Q0 L M Q M Q[..0],0 T M Q _Q M Q _Q0 _Q P T9 J M Q M Q9 _Q M Q0 M Q _Q _Q N H M M Q M Q0 _Q9 _Q0 M Q M Q _Q _Q L F R N M Q M Q _Q0 _Q M Q M Q _Q _Q M K J P M Q M Q _Q _Q M Q M Q _Q _Q M N H K M Q M Q _Q _Q M Q M Q _Q _Q L L T P M Q M Q _Q _Q M Q M Q _Q _Q P M9 N M Q _Q _Q M Q M Q _Q N R R M Q _Q _Q M Q M Q9 _Q J M T M Q _Q _Q M Q0 _Q9 M [..0],0 H T M Q _Q M Q _Q0 L N M 0 M Q9 _Q M Q _Q _M0 K R T M M Q0 _Q9 M [..0],0 M Q _Q _M L T R M M Q _Q0 M 0 _Q _M K 0 T M M Q _Q _M0 M M J W T M M Q _Q _M M M H W T M Q _M M M W T M M M M V 9 R M M M,0 M 0 _0 _M V T M M M,0 M _M W R R M 9 _M M,0 M _M9 0 W M 0,0 M 0 _0 _M M M0 F0 V R M,0 M _M M 9 _M V W T M,0 M _M9 M 0 _M 0 0 M M0 M,0 -M # _M V R M M M,0 -M R _R# _M W 9 R M M M,0 -M W _W# _M F,0 -M # _M 9 V M,0 -M R _R# _M F9 V M,0 -M W _W# _M R YTM MMORY N R YTM MMORY N N OM Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PU(/): R H-/H- ize ocument Number Rev Kendo- W Tuesday, ecember 0, 00 ate: heet of 0

6 KT OF 9 F0 F F F F F K K9 L L K L9 L0 M M M0 M M N N N M K N9 F0 F F F F F F F F F9 F0 F F F F F F F N RV#L RV# RV# RV#K RV#W RV#T RV#M RV#J RV#T RV#J RV#H RV# L K W T M J T J H VX_N RV#R R J X_N RV#J RV#T T H V_N RV#H RV#T T J _N RV#J RV#P P H RV#H RV#R R hould be add pulldown K based on configration specification. When P Lane reversible function is used, F should have pull down. ep Function is used, F port should be tie own. If not, this port can be left as floating. F RV#F TP When PIe Port ifurcation function is used, F RV#F F F & should have pull down. RV#F RV# RV#J J Low/Low : x, x and x RV# RV#K K Low/High : Reserved RV# RV# High/Low : x and x RV# 0 High/High : x VFXOR_I VPUOR RV#0 RV#H H RV# 0 RV#0 When P efer training function is used, 9 RV#9 0 F should have pull down. RV#0 RV#N N RV# RV#M M 0 RV#0 9 RV#9 R F R F R F F R0 R0 K0RF--P F X_N R 99RF-P _N R 99RF-P R VX_N R V_N R_VRF M R R_VRF_Q_M R TP PU_VTT_PWR_T# J RV# RV# J0 RV#J0 RV# 9 RV#9 J RV#J RV#J N RRV RV# RV# RV# RV# RV# RV#T T RV#T T RV#R R OM Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PU(/): F/RV ize ocument Number Rev Kendo- W ate: Tuesday, ecember 0, 00 heet of 0

7 KTF VPUOR POWR OF 9 N VR0_VTT_PU V V VIO H V VIO H0 V VIO 0 V VIO 0 0 V VIO Y0 9 V VIO U0 9 0 T T V VIO P0 V VIO L0 V VIO J F V VIO J F V VIO J F V VIO J F V VIO H F V VIO H F0 V VIO H F9 V VIO F V VIO F V VIO F V VIO F V VIO F V VIO F V VIO F VR0_VTT VR0_VTT_PU V VIO V VIO 0 R V 9 V VIO 00RF--P V VIO V VIO V VIO V VIO This jumper is placed to monitor current. VR0_VTT_PU V VIO V VIO V VIO V VIO 0 V VIO 9 V VIO V VIO V VIO V VIO V VIO VR0_VTT_PU V V VIO J V V 0 V 9 V V V V Y V Y R R0 V Y V Y V Y V Y0 V Y9 V Y V Y V Y R9 V V RJ-P V V J9 V VILRT# -VI_LRT 9 V V VILK J0 VI_LK 9 V J V VIOUT VI_T 9 V V V0 V V9 V V V V V V V U V U V U V U V U V U0 V U9 VR0_VTT V U VPUOR V U V U V R V R V R V R R R V R V 00RF-L-P-U 00RF-L-P-U R0 V R9 R0 V R 0RJ--P V R V V_N J VN 9 R V _N J R0 N 9 P V P 0RJ--P V P V P V VIO_N 0 V_N_VTT P V IO_N 0 _N_VTT P0 R V P9 V 00RF-L-P-U P V P V P V R9 00RF-L-P-U OR UPPLY N LIN VI P N R UVMX-P 0UVMX-P UVMX-P 0UVMX-P 0UVMX-P 0UVMX-P 0UVMX-P RJ--P 0UVMX-P 0RF--P 0UVMX-P Take care PullUp/Pullown resistor placement.[hould be minimized stub.] N OM Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PU(/): PWR ize ocument Number Rev Kendo- W Tuesday, ecember 0, 00 ate: heet of 0

8 VFXOR_I KT POWR OF 9 VFXOR_I R 00RJ--P T R0 0RJ--P VX VX_N VFX_N_I 9 aps on Page. are not K T VX X_N K FX_N_I 9 T R 0RJ--P required. It's enough on VX N T0 VX When Ifx is disabled, Page.. T R VX T these lines can be left floating. VX 00RJ--P R VX R VX R VX R0 R_VRF_PU VX R R_VRF_PU VX R R_VRF VX P VX M_VRF L P VX P R VX P0 VX P VX P VX N VX N VX N VX N0 VR_VQ Q VX N K--P VX N VX M VX VQ F M VX VQ F M VX VQ F M0 VX VQ M VX VQ M VX VQ L 9 0 VX VQ Y L VM VX VQ Y L VX VQ Y L0 VX VQ U L VX VQ U L VX VQ U K VX VQ P K VX VQ P K VX VQ P K0 Q9 VX K VX K V VX J VX J VX J VX J0 VX J V_FX_I VX J VX H R Q9 VX H 0RL0F-P VR VX H VX V M H0,9,,,9 _ON R VX V M H VX V L H VX V J TT-P V J V V J R90 V H 0RL0F-L-P V H VR0_VTT_PU UVMX-P UVMX-P V_N 90 R9 F_ V_L 90 V_VI 0RJ--P OM N R R 0KRJ--P 0KRJ--P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. UVMX-P VPLL VPLL VPLL RPHI.V RIL N LIN RIL R -.V RIL VRF MI V_N H R 0RJ--P UVMX-P UVMX-P R 00RJ--P UVMX-P 0UVMX-P U0VKX-P 0UVMX-P U0VKX-P R0 U0VKX-P U0VKX-P U0VKX-P R R PT-P R MRJ--P R 00KRF-L-P PU(/): FX/PWR ize ocument Number Rev ustom Kendo- W ate: Tuesday, ecember 0, 00 heet of 0

9 KTH OF 9 KTI 9 OF 9 T J T J9 T9 J T N F T T J F9 T J0 T 0 T J T T9 J T T T0 T N J J T9 T0 J T T H T T H T 0 T H P9 9 R H0 P R H9 P R9 H P R H P R H P R0 H N R H9 N R H N R H N P H N P 9 N0 9 P N9 P N 0 P F N P9 F N P F M P F L P0 L0 P L P L9 P L 0 N0 L N 0 L N L 9 N 9 L N9 L N L N 9 K N0 K 9 N 9 K9 N K M9 J M J M H M9 H0 M H M H 9 M0 H M H M H 0 M 0 H M 9 R H0 M 0RJ--P H9 L H L H L Y9 H L Y H L H Y L9 Y H 90 _N L Y H L Y H L0 W L W L W 9 L W K W R K0 W0 0 00RJ--P K W9 K W K W F K9 W F K U9 F9 K U K0 U K U K U J U N N OM Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PU(/): ize ocument Number Rev Kendo- W ate: Tuesday, ecember 0, 00 heet 9 of 0

10 LNK OM Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. LNK ize ocument Number Rev Kendo- W ate: Tuesday, ecember 0, 00 heet 0 of 0

11 INL RF NL IL V VR0_VTT_PU TO TRT# RT# RT# F0 PWR PWR INL TO R R R R9 R R R N0 RF R0 R M M M M M M M M NL 0 00 NO_M M M NO_M NO_M NO_M NO_M NO_M LOI IL NO_M NO_M,0 -XP_PRQ,0 -XP_PR,,0 PUPWR F0,,,0,,,9,9,0 PWR,0 XP_LK_00M,0 -XP_LK_00M,,,0,,0,0 -PLTRT_FR,,0 -XP_R,0 XP_TO,0 -XP_TRT,0 XP_TI,0 XP_TM,0 XP_TK R R R R9 R KRJ--P RJ--P R N0 PU XP FF pin IF Pin OFN_0 (PRQ#, I/O) Pin OFN_ (PR#, I/O) Pin Pin OT_0 (Open, I/O) Pin OT_ (Open, I/O) Pin Pin OT_ (Open, I/O) Pin OT_ (Open, I/O) Pin 9 Pin 0 HOOK0 (PWR, In) Pin HOOK (P_PWR_RT#, Out) Pin HOOK (F0, Out) Pin HOOK (vr_ry_pwrok,out) Pin HOOK (LK, In) Pin HOOK (LK#, In) Pin VO_ (VP Voltage of PU, In) Pin HOOK (RT#, Out) Pin HOOK (R#, Out) Pin 9 Pin 0 TO, In Pin TRT#, Out Pin TI, Out Pin TM, Out Pin TK (Open) Pin Pin TK0,Out TM R R 0 00 NO_M NO_M TI TK MPWR R R R0 R R N 0 00 M M M NO_M NO_M NO_M NO_M NO_M LOI,,,,,9,0 MPWR,,0 -XP_R,0 PH_TO,0 PH_TI,0 PH_TM,0 PH_TK In production, ll of parts should be not moounted except of pulldown ohm on TK. VM R R R0 R R R R RJ--P R R R0 VM N OM U Interface for PH. PH XP FF pin IF Pin OFN_0 (Open), I/O) Pin OFN_ (Open, I/O) Pin Pin OT_0 (Open, I/O) Pin OT_ (Open, I/O) Pin Pin OT_ (Open, I/O) Pin OT_ (Open, I/O) Pin 9 Pin 0 HOOK0 (RMRT#, In) Pin HOOK (P_PWR_RT#, Out) Pin HOOK (Open) Pin HOOK (Open) Pin HOOK (Open) Pin HOOK (Open) Pin VO_ (.VU, In) Pin HOOK (RMRT#, Out) Pin HOOK (R#, Out) Pin 9 Pin 0 TO (JT, In) Pin TRT# (Open) Pin TI (JT, Out) Pin TM (JT, Out) Pin TK (Open) Pin Pin TK0 (JT, Out) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. XP ONNTOR ize ocument Number Rev Kendo- W ate: Tuesday, ecember 0, 00 heet of 0

12 VR_IMM VR M,0 M [..0] M 0 9 NP VR_IMM M 0 NP 9 NP R M NP 9 0RL0F-P M 9 0 M R# -M R,0 9 M W# -M W,0 9 M # -M,0 90 M M 0# -M 0 9 VR_IMM M 9 # -M M M 0/P K0 M K0 9 0 M K M K M 9 0 M K0 M RLK0_M 0 0 -M RLK0_M U0VKX-P U0VKX-P M K0#,0 M 9 0 / K M RLK_M 0 K# -M RLK_M,0 M ,0 M 0 M0,0 M Q[..0] M Q0 M M Q Q0 M M Q Q M R_VRF M Q Q M M Q Q M 0 M Q Q M M Q Q M M Q Q M_T_,,0,0 U0VKX-P M Q Q 00 UVKX-P 0 M Q9 Q L M_LK_,,0,0 M Q0 Q9 9 V M Q Q0 VNT# V0R M Q Q Place caps close to pin as possible M Q Q VP 99 M Q Q 9 M Q Q 0 0 M Q Q 9 M Q Q V M Q Q N# M Q9 Q N# VR_IMM M Q0 Q9 N#/TT 0 M Q Q0 M Q Q V 0 U0VKX-P U0VKX-P M Q Q V M Q Q V M Q Q V 9 M Q Q V M Q Q V 9 9 Place caps close to pin99 as possible M Q Q V 9 M Q9 Q V 99 M Q0 Q9 V9 00 M Q Q0 V0 0 0 M Q Q V 9 0 M Q Q V M Q Q V M Q Q V M Q Q V 0 M Q Q V M Q Q V 0 M Q9 Q V M Q0 Q9 M Q Q0 9 M Q Q M Q Q 9 M Q Q 9 M Q Q M Q Q M Q Q 9 0 M Q Q 0 M Q9 Q M Q0 Q9 R_VRF R_VRF_ M Q Q0 M Q Q M Q Q M Q Q M Q Q M Q Q R0 0RJ--P M Q Q M Q Q 9 9 M Q9 Q 9 M Q0 Q9 0 R_VRF M M Q Q0 0 M Q Q 9 M Q Q 9 Q,0 -M Q[..0] -M Q0 0 R0 -M Q Q0# -M Q Q# -M Q Q# -M Q Q# -M Q Q# -M Q Q# 9 -M Q Q# 9 Q#,0 M Q[..0] M Q0 M Q Q0 0 9 R_VRF R_VRF_Q M Q Q M Q Q M Q Q M Q Q M Q Q M Q Q R09 0RJ--P Q R_VRF_Q R_VRF_ M OT0 OT0 M OT 0 OT R_VRF_Q_M 9 VRF_ VRF_Q 9 R0 V0R,,0,0 -RMRT 0 RT# VTT 0 0 VTT 0 UVKX-P U0VKX-P R-0P-9-P-U U0VKX-P UVKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P OM Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. P ddress : 0h This connector should be placed on far side from PU. R OIMM_H-_Primary ize ocument Number Rev Kendo- W Tuesday, ecember 0, 00 ate: heet of 0

13 VR_IMM 9 U0VKX-P 9 U0VKX-P,0 M Q[..0],0 -M Q[..0] R_VRF,0 M Q[..0] 9 9 UVKX-P U0VKX-P,0 M [..0] R_VRF_Q VR_IMM M 0 NP VR_IMM Place caps close to pin as possible V M Q0 M Q 9 9 M Q M Q U0VKX-P U0VKX-P M Q0 M Q0 M Q M Q M Q Place caps close to pin99 as possible 9 M Q M Q 0 M Q9 M Q VR_IMM M Q -M Q M Q 9 0 M Q0 -RMRT,,0,0 M Q M Q M Q M Q 9 M Q 0 M Q0 M Q -M Q M Q 9 M Q 0 M Q M Q9 M Q M Q M Q M Q 9 M Q9 0 -M Q M Q M Q M Q 9 M Q0 0 M Q UVKX-P U0VKX-P M K0 V0R M K M,0 M 9 0 M M M 9 M M M 9 M 9 90 M 9 9 M M M 9 9 M 99 9 M 0 M RLK0_M M RLK0_M 0 0 M RLK_M 0 0 M 0 -M RLK_M 0 0,0 M M,0 0 -M R,0,0 -M W,0 -M -M 0 M M OT0 9 -M 0 M OT R_VRF_ M Q 9 M Q 0 M Q M Q -M Q M Q 9 M Q 0 M Q M Q M Q9 M Q0 M Q M Q 9 M Q 0 -M Q M Q M Q M Q 9 M Q 0 M Q M Q M Q9 M Q M Q -M Q 9 M Q 0 M Q0 M Q M Q M Q V 9 M Q 0 M Q0 M Q M Q -M Q 9 M Q V0R R M Q KRJ--P M Q9 9 9 M Q 9 9 M Q M_T_,,0,0 0 0 M_LK_,,0,0 0 0 V0R NP R-0P-9-P-U U0VKX-P UVKX-P U0VKX-P UVKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P OM P ddress : h This connector should be placed on far side from PU. Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. R OIMM_H-_Primary ize ocument Number Rev Kendo- W Tuesday, ecember 0, 00 ate: heet of 0

14 ecap for IMM lot 0 ecap for IMM lot V0R VR_IMM V0R ecap for IMM lot V0R VR_VQ V0R VR_VQ ecap for IMM lot OM Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. P For IMMs ize ocument Number Rev Kendo- W ate: Tuesday, ecember 0, 00 heet of 0 UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P 9 UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P 0 UVKX-P UVKX-P UVKX-P

15 VR0VIO TL KNO NVII NP-Q U V I: 0x0F NP-Q V I: 0x0 U0VKX-P XR U0VKX-P XR UVKX-P UVKX-P UVKX-P 0UVKX-P 0 Missed x uf. U OF.0V +/- % PU on -PU_RT will be removed K PX_IOV,00m K from FVT planar if no problem. PX_IOV K PX_IOV (ee NV ) K PX_IOV XR, Under PU. VR0VIO VVIO K PX_IOV PX_IOVQ PX_IOVQ PX_IOVQ R R0 PX_IOVQ PX_IOVQ PX_IOVQ PX_IOVQ PX_IOVQ PX_IOVQ -PU_RT M PX_RT# PX_IOVQ -LKRQ_FX R PX_LKRQ# PX_IOVQ PX_IOVQ PX_IOVQ PI_FX_RXP[..0] PX_IOVQ PX_IOVQ PX_IOVQ PX_IOVQ PX_IOVQ PI_FX_RXN[..0] R9 PX_IOVQ J PX_TTLK_OUT PX_IOVQ J PX_TTLK_OUT# PX_IOVQ PX_IOVQ FX_LK_00M R PX_RFLK PX_IOVQ PI_FX_TXP[..0] -FX_LK_00M R PX_RFLK# PX_IOVQ PI_FX_RXP0 UVKX-P PI_FX_U_RXP0 PX_IOVQ L PI_FX_RXN0 UVKX-P PI_FX_U_RXN0 PX_TX0 M PX_TX0# 0KRJ--P PI_FX_TXP0 PI_FX_TXN[..0] P PI_FX_TXN0 PX_RX0 N 9 PX_RX0# PX_V_V F PI_FX_RXP UVKX-P PI_FX_U_RXP PX_V_V_N M PI_FX_RXN UVKX-P PI_FX_U_RXN PX_TX M9 PX_TX# PI_FX_TXP N# XR N9 PI_FX_TXN PX_RX N# P9 99 PX_RX# N# PI_FX_RXP 9 UVKX-P PI_FX_U_RXP N# L9 PI_FX_RXN UVKX-P PI_FX_U_RXN PX_TX N# K9 PX_TX# N# PI_FX_TXP N# R9 F PI_FX_TXN PX_RX N#F R0 H PX_RX# N#H PI_FX_RXP UVKX-P PI_FX_U_RXP N# L0 H PI_FX_RXN PI_FX_U_RXN XR, Under PU..V +/- % UVKX-P PX_TX N#H M0 H PX_TX# N#H H 0m PI_FX_TXP N#H P0 J PI_FX_TXN PX_RX N#J N0 K PX_RX# N#K (ee NV ) L PI_FX_RXP 0 UVKX-P PI_FX_U_RXP N#L M VVIO PI_FX_RXN PI_FX_U_RXN PX_TX N# UVKX-P M H0 PX_TX# N#H0 H PI_FX_TXP N#H N H PI_FX_TXN PX_RX N#H P H PX_RX# N#H H PI_FX_RXP UVKX-P PI_FX_U_RXP N#H L H PI_FX_RXN 9 UVKX-P PI_FX_U_RXN PX_TX N#H K H PX_TX# N#H H PI_FX_TXP N#H R H XR XR PI_FX_TXN PX_RX N#H XR R L PX_RX# N#L P PI_FX_RXP UVKX-P PI_FX_U_RXP N#P L U PI_FX_RXN UVKX-P PI_FX_U_RXN PX_TX N#U M R PX_TX# N#R V,9 R0VIO_ON R9 KRJ--P R0VIO_PLL_ON PI_FX_TXP N#V P Y PI_FX_TXN PX_RX N#Y N PX_RX# 9 PI_FX_RXP UVKX-P PI_FX_U_RXP M R900 KRJ--P K U0VKX-P PI_FX_RXN UVKX-P PI_FX_U_RXN PX_TX M PX_TX# XR J0 00-P PI_FX_TXP V N J XR, Under PU. PI_FX_TXN PX_RX V P J PX_RX# V J PI_FX_RXP 9 UVKX-P PI_FX_U_RXP V L J9 PI_FX_RXN PI_FX_U_RXN PX_TX V UVKX-P K PX_TX# VFXOR_ PI_FX_TXP R PI_FX_TXN PX_RX R PX_RX# PI_FX_RXP9 0 UVKX-P PI_FX_U_RXP9 L PI_FX_RXN9 UVKX-P PI_FX_U_RXN9 PX_TX9 V_N# M PX_TX9# V_N#P PI_FX_TXP9 V_N#0 P PI_FX_TXN9 PX_RX9 _N#9 N PX_RX9# _N#R PI_FX_RXP0 UVKX-P PI_FX_U_RXP0 _N# M PI_FX_RXN0 UVKX-P PI_FX_U_RXN0 PX_TX0 M PX_TX0# PI_FX_TXP0 N PI_FX_TXN0 PX_RX0 P PX_RX0# PI_FX_RXP 9 UVKX-P PI_FX_U_RXP L PI_FX_RXN 9 UVKX-P PI_FX_U_RXN PX_TX K PX_TX# PI_FX_TXP PX_PLLV R PI_FX_TXN PX_RX PX_PLLV R9 PX_RX# PI_FX_RXP UVKX-P PI_FX_U_RXP K9 PI_FX_RXN 9 UVKX-P PI_FX_U_RXN PX_TX L9 PX_TX# PI_FX_TXP P9 PI_FX_TXN PX_RX N9 PX_RX# PI_FX_RXP UVKX-P PI_FX_U_RXP M9 PI_FX_RXN 9 UVKX-P PI_FX_U_RXN PX_TX M0 PX_TX# PI_FX_TXP N PI_FX_TXN PX_RX P PX_RX# XR XR 9 Missed x uf. J J J9 J J XR, Under PU. J J J K.V +/- % K0 K 0m K L (ee NV ) VVIO FXOR_V_N_ P FXOR_V_N_ 0 FXOR_V_N_ 9 FXOR N_ R VM FXOR N_ FXOR N_.0V +/- % 0m R (ee NV ). VR VR0VIO_PLL VR0VIO_PLL L VR0VIO_PX_PLLV H LM-P XR HIP LMN R0VIO_PLL_ON U0VKX-P U0VKX-P U0VKX-P U0VKX-P R UVKX-P XR, Under PU. U0VKX-P U0VKX-P U0VKX-P UVKX-P U0VKX-P U0VKX-P UVKX-P U0VKX-P 0UVKX-P UVKX-P UVMX-P PI_FX_RXP 0 UVKX-P PI_FX_U_RXP M PI_FX_RXN PI_FX_U_RXN UVKX-P PX_TX M PX_TX# XR PI_FX_TXP R 0 9 PI_FX_TXN PX_RX PX_PLL_HV_N R R PX_RX# XR R9 K9RF-P KRF-P XR PI_FX_RXP UVKX-P PI_FX_U_RXP PX_TRMP# N H PI_FX_RXN 9 PI_FX_U_RXN PX_TX PX_TRMP#H UVKX-P P PX_TX# U0VKX-P U0VKX-P U0VKX-P U HFN_T_ V T F HFN_NR_ VIN NR VO N FIN 9 HFN-P PI_FX_TXP R PI_FX_TXN PX_RX P P R 0KRJ--P HFN_F_ PX_RX# TTMO U0VKX-P 00PVKX-P R9 NP-Q--P R K9RF-P OM Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. NP-Q/Q (/): P I/F ize ocument Number Rev Kendo- W Tuesday, ecember 0, 00 ate: heet of 0

16 IFP_PLLV_PWR UH OF UL OF IFP_RT_K K IFP_RT N IFP_UX_IW_# YTM_P_UXN.0V +/- % XR P YTM_P_UXP R9 IFP_UX_IW_L L IFP_TX0# TXOUT_L0N_ M 9 KRF--P Place near P onn 0m IFP_TX0 TXOUT_L0P_ R N 0 UVKX-P IFP_L# YTM_PN P (ee NV ) P 0 UVKX-P IFP_IOV_PWR IFP_L YTM_PP VR0VIO_PLL M9 IFP_TX# TXOUT_LN_ M0 TXOUT_LP_ M N 0 UVKX-P IFP_TX IFP_L# YTM_PN P 0 UVKX-P L M IFP_L YTM_PP ual Mode P Link K9 L0 TXOUT_LN_ M N 0 UVKX-P IFP_PLLV IFP_TX# IFP_L# YTM_PN K0 TXOUT_LP_ L P 0 UVKX-P YTM_PP LM-P R9 IFP_TX IFP_L J J HIP LMN IFP_RT IFP_IOV M 0N 0 UVKX-P IFP_L0# YTM_P0N L M 0P 0 UVKX-P IFP_TX# IFP_L0 YTM_P0P K requires XR for 0 IFP_TX Missed x 0.uF XR, Under PU. uf and.uf as well. M IFP_TX# TXLK_LN_ IFP_TX M TXLK_LP_.V +/- % 0m (ee NV ) VVIO requires XR for uf and.uf as well. 0ohm@00MHz R=0. L LMPN-P UVKX-P UVKX-P U0VKX-P UVKX-P U0VKX-P Missed x 0.uF XR H0 9 H 0 IFP_IOV IFP_IOV IFP_IOV IFP_IOV IFP_TX# IFP_TX IFP_TX# IFP_TX IFP_TX# IFP_TX IFP_TX# IFP_TX IFP_TX# IFP_TX P N N0 P0 R0 R P N N P TXOUT_U0N_ TXOUT_U0P_ TXOUT_UN_ TXOUT_UP_ TXOUT_UN_ TXOUT_UP_ TXLK_UN_ TXLK_UP_ U0VKX-P IFP_PLLV_PWR J9 IFP_PLLV NP-Q--P U OF IFP_RT XR N IFP_UX_IX_# OK_IFP_PUXN P OK_IFP_PUXP 9 IFP_UX_IX_L U0VKX-P R9 NP-Q--P KRF--P R IFP_L# IFP_PN R IFP_L IFP_PP.0V +/- % m (ee NV ) VR0VIO_PLL XR, Under PU. IFP_IOV_PWR.0V +/- % m (ee NV ) VR0VIO_PLL IFP_IOV_PWR Under PU. K IFP_PLLV IFP_IOV IFP_L# IFP_L IFP_L# IFP_L IFP_L0# IFP_L0 P N N P R R IFP_PN IFP_PP IFP_PN IFP_PP IFP_P0N IFP_P0P ual Mode P Link 0ohm@00MHz R=0.0 L MPZ0T-P UVKX-P U0VKX-P U0VKX-P XR IFP_IOV_PWR U0VKX-P XR 0 U0VKX-P XR U0VKX-P XR 0ohm@00MHz R=0.0 U0VKX-P UVKX-P L MPZ0T-P NP-Q--P XR, Under PU. XR, Under PU. UI 9 OF.V +/- % 0m (0m each, max links) (ee NV ) VVIO 00ohm@00MHz R=0. L0 MPZ0-P requires XR for uf and.uf as well. UVKX-P 9 U0VKX-P IFP_PLLV_PWR IFP_IOV_PWR U0VKX-P XR 90 U0VKX-P XR XR, Under PU. 0ohm@00MHz R=0.0 U0VKX-P 9 UVKX-P 9 L9 MPZ0T-P.0V +/- % m (ee NV ) VR0VIO_PLL IFP_IOV_PWR IFP_IOV_PWR IFP_PLLV_PWR U0VKX-P Under PU. XR IFPF_RT_L R9 KRF--P J L IFPF_PLLV IFPF_RT IFP_IOV IFPF_IOV IFP_UX_IY_# IFP_UX_IY_L IFP_L# IFP_L IFP_L# IFP_L IFP_L# IFP_L IFP_L0# IFP_L0 IFPF_UX_IZ_# IFPF_UX_IZ_L IFPF_L# IFPF_L IFPF_L# IFPF_L IFPF_L# IFPF_L IFPF_L0# IFPF_L0 F F H H H F F H H H J J J L L OK_IFP_PUXN OK_IFP_PUXP Place near P onn IFP_PN IFP_PP IFP_PN IFP_PP IFP_PN IFP_PP IFP_P0N IFP_P0P ual Mode P Link NP-Q--P OM Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. NP-Q/Q (/): IITL OUT ize ocument Number Rev Kendo- W Tuesday, ecember 0, 00 ate: heet of 0

17 P 0 VRVIO U OF tolerance +/- mv tolerance +/- 0mV < 00MHz VRVIO U OF F_[..0] 0 F_[..0] F_0 F_ F_0 FVQ N F_0 L F_ F_ F_0 FVQ J F_ FVQ P N F_ F_ F_ FVQ J F_ FVQ R L F_ F_ F_ FVQ J9 F_ FVQ XR XR XR XR XR XR XR XR XR XR T N F_ F_ F_ FVQ F_ FVQ U N 90 F_ F_ F_ FVQ 9 90 F_ FVQ U9 9 0 P F_ F_ F_ FVQ F_ FVQ V P F_ F_ F_ FVQ F_ FVQ V9 P F_9 F_ F_ FVQ 9 F_ FVQ V K F_0 F_9 F_ FVQ F_9 FVQ W K F_ F_0 F_9 FVQ F_0 FVQ Y K F_ F_ F_0 FVQ F_ 0 H F_ F_ F_ FVQ J F_ F_ F_ F_ FVQ F_ F_ F_ F_ FVQ F_ XR, Under PU. XR, Near PU. F_ F_ F_ FVQ F_ F_ F_ F_ FVQ F_ F F_ F_ F_ FVQ F_ F0 F0 F_9 F_ F_ FVQ F_ F9 0 F_0 F_9 F_ FVQ 9 F_9 F F_ F_0 F_9 FVQ H9 F_0 K0 F_ F_ F_0 FVQ J F_ K F_ F_ F_ FVQ J F_ H0 F_ F_ F_ FVQ J F_ K F_ F_ F_ FVQ J F_ L F_ F_ F_ FVQ J0 F_ F L0 F_ F_ F_ FVQ J F_ F M F_ F_ F_ FVQ J F_ F F_9 F_ N0 F_ F_ F_0 F_9 M0 F F_9 F_ F_ F_0 P F F_0 F_9 F_ F_ R 9 F_ F_0 F_ F_ R0 F F_ F_ F_ F_ 0 F F_ F_ F_ F_ F_ F_ F_ F_ H F_ F_ F_ F_ F F F_ F_ F_ F_ F0 F_ F_ F_9 F_ 0 F_ F_ F_0 F_9 F_9 F_ F_ F_0 0 F F_0 F_9 F_ F_ N F_ F_0 F_ F_ L F_ F_ F_ F_ M F_ F_ F_ F_ L F9 F_ F_ F_ F_ K0 0 F_ F_ F_ F_ K 9 F_ F_ J0 F_ F_ 9 F_ F_ H0 F_9 F_ F_ F_ H F_0 F_9 9 F_9 F_ H F_ F_0 F_0 F_9 H F_ F_ F F_ F_0 F_ F_ F_M0 -F_0 0 H 9 F_ F_ J F_ F_ F_M U0 F_ F_ F_M0 -F_0 F_ F_ F_M F_OT0 0 L V0 F_ F_ F_M F_ F_ F_M F_K0 0 M U 9 F9 F_ F_ F_M F_OT0 M F_ F_ F_M V 9 F_ F_ F_M F_K0 F_ F_ F_M F_RT 0 F T F_ F_ F_M F_9 F_ F_M F_9 0 U 0 F_ F_ F_M F_RT F_0 F_9 F_M F_ 0 F W 9 F_9 F_ F_M F_9 F_ F_0 F_M F_ 0 W 0 F_0 F_9 F_M F_ F_ F_ F_M9 F_0 0 W 9 F_ F_0 F_M F_ F_ F_ F_M0 F_ 0 W 9 F_ F_ F_M9 F_0 F_ F_M F_ 0 U 0 F_ F_ F_M0 F_ F_M F_0 0 U F0 F_ F_M F_ 0 F_QM[..0] F_QM0 F_M -F_W 0 U 0 F_M F_0 T F_QM F_QM0 F_M 0 F_QM[..0] F_QM0 F_M -F_W F_QM F_QM F_M -F_ 0 P T F F F_QM F_QM0 F_M F_QM F_QM F_M -F_ 0 H W0 F F_QM F_QM F_M -F_ J0 0 F_QM F_QM F_M F F_QM F_QM F_M -F_ F_QM F_QM F_M F_OT 0 P0 0 F_QM F_QM F_M F_QM F_QM F_M9 F_K 0 F F_QM F_QM F_M F_OT F_QM F_QM F_M0 F_ 0 L F F_QM F_QM F_M9 F_K F_QM F_M F_ 0 L F_QM F_QM F_M0 F_ F_M F_ 0 F Y F_QM F_M F_ 0 F_Q_WP[..0] F_Q_WP0 F_M F_ 0 Y F_M F_ F_Q_WP F_Q_WP0 F_M F_ 0 0 F_Q_WP[..0] F_Q_WP0 F_M F_ F_Q_WP F_Q_WP F_M F_ 0 L 0 F_Q_WP F_Q_WP0 F_M F_ F_Q_WP F_Q_WP F_M F_ 0 H Y F_Q_WP F_Q_WP F_M F_ F_Q_WP F_Q_WP F_M F_ 0 J W F_Q_WP F_Q_WP F_M F_ F_Q_WP F_Q_WP F_M F_ 0 N Y F_Q_WP F_Q_WP F_M F_ F_Q_WP F_Q_WP F_M9 F_0 0 Y 0 F_Q_WP F_Q_WP F_M F_ F_Q_WP F_Q_WP F_M0 -F_R 0 J Y0 0 F_Q_WP F_Q_WP F_M9 F_0 F_Q_WP F_M J W9 F_Q_WP F_Q_WP F_M0 -F_R Y9 F_Q_WP F_M 0 F_Q_RN[..0] F_Q_RN0 T F_Q_RN F_Q_RN0 0 F_Q_RN[..0] F_Q_RN0 F_LK0 F_LK0, L T F_Q_RN F_Q_RN 9 F_Q_RN F_Q_RN0 F_LK0# -F_LK0, F_Q_RN F_Q_RN F_LK0 F_LK0,0 F_Q_RN F_Q_RN F_LK F_LK, F_Q_RN F_Q_RN F_LK0# -F_LK0,0 H 0 F F_Q_RN F_Q_RN F_LK# -F_LK, F_Q_RN F_Q_RN F_LK F_LK,0 N F_Q_RN F_Q_RN F_Q_RN F_Q_RN F_LK# -F_LK,0 F_Q_RN F_Q_RN J F_Q_RN F_Q_RN F_Q_RN F_Q_RN F_Q_RN J F_Q_RN F_Q_RN F_Q_RN P9 F_WK0 R9 F_WK0# L9 F_WK F_U0 M9 F_WK# F_U 9 F_WK H9 F_WK# 9 F_WK 9 F_WK# F_LLV F_LLV F_PLLV F_PLLV J F_VRF_N NP-Q--P U0VKX-P T0 T9 F F_PLLV_mil F U0VKX-P U0VKX-P XR U0VKX-P U0VKX-P XR XR, Under PU. U0VKX-P UVKX-P U0VKX-P 0UVMX-P U0VKX-P 09 0 U0VKX-P L ( U0VKX-P UVKX-P UVKX-P UVKX-P UVKX-P F_WK0 F_U0 F_WK0# F_U.0V +/- % F_WK F_WK# 00m F_WK F_WK# (ee NV ) F_WK F_WK# VR0VIO_PLL F_LLV F_PLLV ( LMK00TN-P HIP LMK00TN MURT 9 VRVIO J9 F_PLLV_mil J R0 F_L_P_VQ K F_L_P_VQ K L F_L_PU_ L F_L_PU_ M 0RF-P F_L_TRM_ M F_L_TRM_ NP-Q--P 0RF-P 0RF-P R R F_K0 F_K F_RT F_OT0 F_OT F_K0 F_K F_RT F_OT0 F_OT 0KRJ--P R0 0KRJ--P R0 0KRJ--P R0 0KRJ--P R9 0KRJ--P R9 0KRJ--P R9 0KRJ--P R99 0KRJ--P R90 0KRJ--P R9 0KRJ--P R9 OM Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. NP-Q/Q (/): VRM I/F ize ocument Number Rev Kendo- W Tuesday, ecember 0, 00 ate: heet of 0

18 R=0.ohm L VVIO V_MIL.V +/- % 0m (ee NV ) VVIO.0V +/- % 0m (ee NV ) VR0VIO_PLL PLLV_PWR U0VKX-P XR 0 Missed x 0.uF U0VKX-P XR, Under PU. UVKX-P MMZ00TH0-P L ( KRJ--P LMK00TN-P HIP LMK00TN MURT XR VVIO KRJ--P PLLV 9 R R PLLV UF OF VI_PLLV 9 VI_PLLV F9 P_PLLV J _V I_L LK_ F XR, Under PU. P_PLLV T VRF_K I_ K _VRF _RT_K K M _RT _HYN HYN_ L VIO_LK_XTL VYN VYN_ XTL_IN XTL_OUTUFF ( U0VKX-P U0VKX-P XR 9 U0VKX-P XR 9 U0VKX-P XR 9 0UVMX-P 9 U OF U0VKX-P RF-U-P 99 R0 R0 NP-Q--P M _R _RN M L _LU 0RF--P 0RF--P R0 R00 0RF--P R_ RN_ LU_ R99 R 0KRJ--P XTL_IN XTL_OUT NP-Q--P 0PF % 0V +/-0.PF 00 R X MHZ_IN MHZ_OUT R 00RJ--P R 0KRJ--P XTL-MHZ-9-P 0 P0VJN-P 0 P0VJN-P VVIO VVIO upplier Vendo P/N WITRON P/N 0 THRML_FX_N_0mil UJ THRMN 0 OF I_L I_ 0KRJ--P 0KRJ--P R0 R0 R0 I_L_ R KRJ--P R R I R KRJ--P KRJ--P KRJ--P HRMORY MHz P 0PPM HX0 XTL M PF0PPM HRMONY HX0 M XTL MHZ PF0PPM TX *. M THRML_FX_P_0mil THRMP I_L I_ F N#F N# N# N# PW_I_LK_ PW_I_T_ VVIO K PM_VI U OF PIO0 K PIO IFP_PHP TP K PNL_KLT_TRL V_ I_L_ R KRJ--P PIO _V I_L H PNL_POWR_ON_ I R KRJ--P PIO I_ H V_LON_ K PIO _VRF H PIO PM_VI H PM_VI H M R0 PIO _RT _HYN H PM_VI M PIO NP_PIO_H 0 R9 _VYN H PIO -VIO_THRM_OVRT NP_PIO_JT_TK P J NP_PIO9_J 0 -VIO_THRM_LRT TP JT_TK PIO9 R K K TP JT_TM PIO0 _R N K TP JT_TI PIO N H JT_TO PIO _RN L NP_PIO_JT_TRT P J JT_TRT# PIO J J R PIO _LU L IFP_PHP 0KRJ--P PIO L PIO L PIO M PIO L NP-Q--P PIO9 IFP_PHP L PIO0 I=>RT, I=>LV. K PIO L PIO M PIO M PIO NP-Q--P 0KRJ--P 0KRJ--P R 0KRJ--P R9 0KRJ--P R0 VVIO UK OF R R R J IN_N ROM_# J IP_N ROM_I_ ROM_I ROM_O_ ROM_O ROM_LK_ ROM_LK R 0KRF-P R 0KRF-P VVIO R 0KRJ--P _ TRP_RF0 N9 TRP_RF M9 R N9 M9 M N# N# N# N# N# N# N# MULTI_TRP_RF0_#R MULTI_TRP_RF0_#N9 MULTI_TRP_RF_#M9 MULTI_TRP_RF_#M NP-Q--P IH_L IH_ PIF_N UFRT# POO_OUT#_N FU_R H_FU_R#K H_FU_R#K9 F K K K9 IH_L_F IH KRF--P R 0KRF--P R9 R R KRF-P R0 KRJ--P KRJ--P VVIO TL KNO VIO MMORY RO M_IP R HYNIX Mx 00.Kohm..L LOI MUN Mx 0.Kohm..L OM Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. NP-Q/Q (/): PIO ize ocument Number Rev Kendo- W Tuesday, ecember 0, 00 ate: heet of 0

19 VFXOR_ VFXOR_ Under PU P 0 (TP W) V V P V V P V V XR XR XR XR XR XR XR XR P V V R V V R V V R V V R V V R V V R V V R V V R V V R9 V V R0 V V R V V Under PU R V V R 9 V V R 0 V V R V V T V V T V V XR XR XR XR XR XR XR XR XR T V V T 9 0 V V T0 V V T V V T V V V V V V V V V V V V L V V V9 L V V V L V V L NR PU V V V V L V V W L V V W L V V W L V V W L9 V V XR W L0 V V W L V V W L V V W L V V W9 L V V W0 L V V W M V V W M V V W M V V W M V V W M0 V V Y M V V Y M V V Y P V V Y P V V Y0 P V V Y P V V Y P9 V 0UVKX-P 0UVKX-P 0UVKX-P 0U0VKX-P 0UVKX-P 0U0VKX-P 0UVKX-P 0U0VKX-P 0UVKX-P U0VKX-P UVKX-P 0UVKX-P U0VKX-P 0UVMX-P 0UVKX-P U0VKX-P 0UVKX-P 0UVKX-P U0VKX-P UVMX-P 0UVKX-P U0VKX-P 0UVKX-P UVKX-P UVMX--P UN NP-Q--P OF OM Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. NP-Q/Q (/): POWR ize ocument Number Rev Kendo- W ate: Tuesday, ecember 0, 00 heet 9 of 0

20 UM OF UP OF MIO_VQ_N#9 MIO_0_N Y 9 F MIO_VQ_N#9 MIO N Y W9 9 F MIO_VQ_N#W9 MIO N Y Y9 VVIO F MIO_VQ_N#Y9 MIO N 0 F MIO N J MIO N J MIO N J MIO N J MIO N L9 MIO_9_N M MIO_0_N R9 R9 M MIO_L_P_VQ_N MIO N KRF-L-P KRF-P M MIO N U R00 M MIO_L_PU N MIO N W TRP0 M9 MIO N Y TRP M TRP0 W 0 TRP M TRP W F M MIO_VRF_N TRP V M 9 M R R M R KRF--P M N N MIO_TL_N W N MIO_HYN_N W N MIO_VYN_N W N MIO N Y N N N N9 MIO_LKOUT_N V N0 MIO_LKOUT#_N W N MIO_LKIN_N N N NP-Q--P N N P P 9 P 0 P P0 P UO OF P R P9 R MIO_VQ_N#P9 MIO_0_N N R9 R MIO_VQ_N#R9 MIO N P T9 R MIO_VQ_N#T9 MIO N P U9 T MIO_VQ_N#U9 MIO N P T MIO N P K T MIO N T K T MIO N T K T9 MIO N T K T MIO N U L T MIO_9_N U L T MIO_0_N U U L U MIO_L_P_VQ_N MIO N U L U MIO N R T L U MIO_L_PU N MIO N T L U MIO N N L0 U L U N L9 U MIO_VRF_N N U N U9 P U0 P U P U P U MIO_TL_N P P U MIO_HYN_N N P U MIO_VYN_N L P V MIO N N P0 V P V P V P9 V MIO_LKOUT_N R V0 MIO_LKOUT#_N T V MIO_LKIN_N N V V NP-Q--P V V9 0 Y Y Y 9 Y Y9 Y Y Y OM NP-Q--P NP-Q/Q (/): Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. ize ocument Number Rev Kendo- W ate: Tuesday, ecember 0, 00 heet 0 of 0

21 VRVIO VRVIO VRVIO U0 U U K F_9 K F_ K V QL0 V QL0 V QL0 F_ K F F_0 K F F_ K F V QL V QL V QL F_0 N F F_ N F F_ N F V QL V QL V QL F_ R9 F F_ R9 F F_0 R9 F V QL V QL V QL F_9 H F_ H F_ H V QL V QL V QL F_ 9 H F_ 9 H F_ 9 H V QL V QL V QL F_ F_ F_ V QL V QL V QL F_ R H F_ R H F_ R H V QL V QL V QL F_ N9 N9 N9 V V V F_9 F_ QU0 QU0 QU0 F_ F_ F_9 VQ QU VQ QU VQ QU F_9 F_0 F_ VQ QU VQ QU VQ QU F_ F_ F_0 F_ VQ QU VQ QU VQ QU 9 F_ 9 F_ 9 VQ QU VQ QU VQ QU F_ F_ F_ VQ QU VQ QU VQ QU F_ 9 F_ 9 F_ 9 VQ QU VQ QU VQ QU F_ F F_ F F_ F VQ QU VQ QU VQ QU F_ H9 H9 H9 VQ VQ H F_Q_WP F_Q_WP H VQ QU VQ H VQ QU VQ QU F_Q_WP F_Q_RN F_Q_RN QU# QU# QU# F_Q_RN F_VRF_0 H F_VRF_0 H F_VRF_ H VRFQ VRFQ VRFQ M F VRM_H ZQ_ F_Q_WP M F VRM_H ZQ_ F_Q_WP0 M F VRF QL VRF QL VRM_H ZQ_ VRF QL F_Q_WP L F_Q_RN L F_Q_RN0 L ZQ QL# ZQ QL# ZQ QL# F_Q_RN K F_OT0 K F_OT0 K OT OT OT F_OT F_0 N F_0 N F_0 N R 0 0 F_ P R 0 F_ P F_ P RF-P F_ P L RF-P -F_0 F_ P L R90 -F_0 F_ P L # # # -F_ F_ N T F_RT F_ N T RF-P F_RT F_ N T RT# RT# RT# F_RT F_ P F_ P F_ P F_ P F_ P F_ P F_ R T F_ R T F_ R T N#T N#T N#T F_ R L9 F_ R L9 F_ R L9 N#L9 N#L9 N#L9 F_ T L F_ T L F_ T L N#L N#L N#L F_9 R J9 F_9 R J9 F_9 R J9 9 N#J9 9 N#J9 9 N#J9 F_0 L J F_0 L J F_0 L J 0/P N#J 0/P N#J 0/P N#J F_ R F_ R F_ R F_ N F_ N F_ N /# /# F_ F_ F_ T J /# T T J M M N#M M J M N#M M M9 N#M M M9 J M9 J F_0 F_0 F_0 M P9 J M M 0 0 P9 F_ F_ F_ N 0 P9 N N F_ F_ F_ M M M T T 9 T 9, F_LK0, F_LK0, F_LK J T9 9 J J K K T9, -F_LK0, -F_LK0, -F_LK K K T9 K K K# K# P K# P P F_K0 K9 F_K0 K9 F_K K9 K K Q K Q Q F9 Q Q F9 F_QM F_QM F_QM MU Q Q F9 MU Q F_QM F_QM0 F_QM ML Q MU Q ML Q Q ML Q Q Q Q Q -F_W L -F_W -F_W L W# Q 9 Q L W# Q 9 -F_ K -F_ -F_ K # Q W# Q 9 K # Q -F_R J -F_R -F_R J R# Q 9 # Q J R# Q 9 R# Q 9 HTQFR--P HTQFR--P HTQFR--P F M mapping Mode -Nx FOR U0 VRVIO K V QL0 F_ VRVIO K F F_ V QL N F V QL F_ R9 F V QL F_ H V QL F_ 9 H V QL F_0 V QL F_ R H V QL F_9 N9 V VRVIO QU0 F_ F_ LO TO TH MMORY VQ QU VQ QU F_ VQ QU F_ 9 VQ QU F_ F_ LO TO TH MMORY VQ QU 9 VQ QU F_ F VQ QU F_0 H VQ H VQ QU F_Q_WP FOR U QU# F_Q_RN F_VRF_ H VRFQ M F VRM_H ZQ_ VRF QL F_Q_WP L ZQ QL# F_Q_RN K OT F_OT F_0 N 0 F_ P R F_ P L RF-P # -F_ F_ N T RT# F_RT F_ P F_ P F_ R T N#T F_ R L9 N#L9 VRVIO F_ T L TL N#L F_9 R J9 9 N#J9 F_0 L J 0/P N#J R VIO MMORY FOR NP-Q N NP-Q F_ R F_ N /# F_ T HYNIX IT MUN IT J M N#M (MX) (MX) FOR U M M9 VRVIO 9 0 J F_0 M 0 P9 F_ N U0 U F_ M U U T HTQFR- KW-H 9, F_LK J K T9 U U, -F_LK K K# VRVIO U U LO TO TH MMORY P F_K K9 K Q Q F9 F_QM MU Q F_QM ML Q LO TO TH MMORY Q Q -F_W L W# Q 9 OM -F_ K # Q -F_R J R# Q 9 FOR U UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P UVKX-P requires x0.uf and x.0uf per VRM chip 0UVMX-P 0UVMX-P VRVIO U HTQFR--P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. VRM HNNL- ize ocument Number Rev Kendo- W Tuesday, ecember 0, 00 ate: heet of 0

22 VRVIO VRVIO F_VRF_0 F_VRF_ 0U0VKX-P VRVIO VRVIO 0 F_VRF_0 0 F_VRF_,0 F_LK,0 F_LK0, F_LK, F_LK0 9 0U0VKX-P R RF-P R RF-P R9 KRF-P R9 KRF-P 0 0U0VKX-P R9 KRF-P R0 RF-P R09 RF-P R KRF-P R KRF-P R KRF-P R KRF-P R99 KRF-P 0 0U0VKX-P,0 -F_LK,0 -F_LK0, -F_LK, -F_LK0 FLK Termination OM Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. NMI MMORY TRMINTION ize ocument Number Rev Kendo- W ate: Tuesday, ecember 0, 00 heet of 0

23 FTP R90 KRJ--P K H0-0PT-P VW RTV H0-0PT-P K U0VKX-P 0 R 0KRJ-L-P TP -RT_RT 0 U0VKX-P RT_V N TP MP-ON--P-U R9 0KRJ-L-P -RT_RT 0 U0VKX-P FTP9 0 P0VN-P VM RTV VW When On die VR function for.v is required, No need xternal device.(integrayed pull down is enabled.) When On die VR for.v is required, Need to add external pull up. LP_TPM_[..0],9,, LRQ[:0]#/PIO has a weak[0k] internal pull up. 0 FWH[:0]/L[:0] has a weak[0k] internal pull up. U OF 0 V T0: To H ay P0VN-P 0 LP_0 R0 RJ--P LP_TPM_0 T: To O ay PKR pin has internal pull down P0VJN-P RTX ougar FWH0/L0 LP_ R9 RJ--P LP_TPM_ FWH/L T: To Miniard to disable "No reboot mode". 0 LP_ R0 RJ--P LP_TPM_ RTX Point FWH/L LP_ R LP_TPM_ T: To et ombo onnector To disable TO reboot feature For RF RJ--P V -RT_RT FWH/L 0 this pin should be high. RTRT# T: To ocking onnector R RJ--P R9 -RT_RT FWH/LFRM# -LP_FRM_TPM,9,, ampling will be performed KRJ--P T: Reserved at PLTRY# deassertion. R 9RF-L-P RTRT# 9 Z_LK_M LRQ0# -LP_RQ0,9 K K Note: T and T support Multiplier R R9 9RF-L-P INTRUR# LRQ#/PIO Z_LK_I INTVRMN RIRQ V IRQR,9,, R9 RJ--P 9 Z_YN_M PH_PKR 9 Z_YN_I -Z_RT_M -Z_RT_I T_RXN_ Z_IN0 H_IN0 TRXN 0UVKX-P T_RXN T_RXP_ TRXP 0UVKX-P T_TXN_ T_RXP 9 Z_IN 0UVKX-P VM H_IN TTXN H T_TXP_ T_TXN 0UVKX-P TTXP H T_TXP Place Near N R R9 H_IN TP T_RXN_ 0UVKX-P T_RXP_ T_RXN KRJ--P TRXN 0UVKX-P T_TXN_ T_RXP R90 RJ--P H_IN TRXP 0 9 Z_OUT_M TTXN F 9 0UVKX-P T_TXP_ T_TXN 0UVKX-P TTXP F R0 T_TXP RJ--P Z_OUT_I H_O TRXN Y T_RXN 0 TP TRXP Y T_TXN_ T_RXP 0 0UVKX-P T_OK_TT H_OK_N#/PIO TTXN T_TXP_ T_TXN 0 TTXP 0UVKX-P T_TXP 0 -_WK N H_OK_RT#/PIO TRXN Y TRXP Y TTXN,0 PH_TK J JT_TK TTXP INTVRMM pin should have pull up resister to enable integrated.0v VRM. H_YN has a weak[0k] internal pull down. The pin is low,.v is provided by on die PLL VR. The pin is high,.v is provided by on die PLL VR. H_LK has a weak(0k) internal pull down. H_RT# has a weak(0k) internal pull down. H_IN[:0]has a weak(0k) internal pull down. P0VJN-P For RF X XTL-KHZ--P R99 R R0 Flash escriptor ecurity trap This pin has internal pull down. ssering High at H_O on rising of power OK, M feature will be disabled. RJ--P RJ--P RJ--P R9 0MRJ-L-P,0,0, PH_TM PH_TI PH_TO PI_LK -PI_0 PI_MOI KRJ--P R 0KRJ-L-P R9 R9 MRJ--P H_LK T0_RXN_ T0_RXP_ T0_TXN_ T0_TXP_ T_RXN_ T_RXP_ T_TXN_ T_TXP_ -IRT FX_PRN 9 PI_MIO U P PI_MIO TP/PIO9 T_Y_TT PI_MOI => High : itpm nable OUR-P-U-NF PI_MOI has a weak[0k] internal pull down. N L T0 K H K H T Y T V H_YN PKR H_RT# JT_TM JT_TI JT_TO PI_LK PI_0# PI_# PI_MOI RT IH JT PI T LP T trap Option on PIO/PIO9 is determing oot IO destination. High/High means PI IO selection. Pull high at P. T0RXN T0RXP T0TXN T0TXP TRXN TRXP TTXN TTXP TIOMPO TIOMPI TROMPO TOMPI TRI TL# T0P/PIO M M P P M0 M P P0 Y Y0 H P V R R0 R 0RF-P RF-P 99RF-P R0 00KRJ--P VR0 V 0UVKX-P 0UVKX-P 0UVKX-P 0UVKX-P 0UVKX-P 0UVKX-P 0UVKX-P 0UVKX-P R0 00KRJ--P Length < 0." -PH T_L# has a weak[0k] internal pull up. T0_RXN 9 T0_RXP 9 T0_TXN 9 T0_TXP 9 T_RXN 0 T_RXP 0 T_TXN 0 T_TXP 0 PKR has weak[0k] internal pull down.. If external pull up is applied, PH will disable TO timer system reboot function. OM H_O has a weak[0k] internal pull up. Low : the Flash escriptor ecurity will be overridden. High : The security measures defined in the Flash descriptor will be in effect. Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PH (/):H/JT/T ize ocument Number Rev Kendo- W Tuesday, ecember 0, 00 ate: heet of 0

24 VM V VM 0KRJ--P R0 0KRJ--P R09 0KRJ--P R0 0KRJ--P R 0KRJ--P R 0KRJ--P R To Wireless LN Miniard lot To xpress ard lot To Mediaard Reader PI_WLN_RXN PI_WLN_RXP PI_WLN_TXN PI_WLN_TXP PI_X_RXN PI_X_RXP PI_X_TXN PI_X_TXP PI_M_RXN PI_M_RXP PI_M_TXN PI_M_TXP 0 PI RXN J PRN This pin is output. 0 PI RXP To igabit thernet 0 PTN PRP U0VKX-P U M 0 PI TXN PTP L_LK_WLN ontroller U0VKX-P PTN L_LK V 0 PI TXP PTP 0 PI_U0_RXN 0 T PRN L_T L_T_WLN To Intel Wireless LN (MT option) 0 PI_U0_RXP J0 U0VKX-P PTN PRP Y0 VM To U.0 ontroller 0 PI_U0_TXN PTP PTN U0VKX-P 0 P0 0 PI_U0_TXP PTP L_RT# -L_RT_WLN To Wireless LN Miniard lot To xpress ard lot To Mediaard Reader To igabit thernet ontroller,0 -PI_LK_WLN PI_LK_WLN -LKRQ_WLN_TR -PI_LK_X PI_LK_X -LKRQ_X -PI_LK_M PI_LK_M -LKRQ_M_TR PTN PTP PTN PTP 0 -PI_LK_ V R 0KRJ--P LKOUT_PIN RFLKIN K 0 PI_LK_ V LKOUT_PIP From PH To U.0 ontroller 0 0 -LKRQ TR -PI_LK_U0 PI_LK_U0 -LKRQ_U0_TR PTN PTP efault output.mhz upplier Vendo P/N WITRON P/N Q9 V Q V efault output "0" XTL M P0PPM -LKRQ_WLN_TR HRMONY.000. R -LKRQ_U0_TR LKOUTFLX[:0]/PIO[:] has a weak internal pull down. HX M -LKRQ_WLN R XTL M P0PPM 0 -LKRQ_U0 HOONI HX- M.000. TT-P TT-P XTL M P0PPM TX P M.000. V,0,0 R0 -XP_LK_00M XP_LK_00M 0KRJ--P VM fter Power rail for LKRQ# interface is confirmed, these Transisters will be removed. Q 9 0 R R U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P 0KRJ--P 0KRJ--P Q J V U F Y J V U F Y H Y W Y Y0 Y9 J 9 M V0 Y Y Y Y L L 0 V0 V T V V K K K U VLN PRN PRP PTN PTP PRN PRP PTN PTP PRN PRP PTN PTP PRN PRP PTN PTP PRN PRP PTN PTP PRN PRP PTN PTP LKOUT_PI0N LKOUT_PI0P PILKRQ0#/PIO LKOUT_PIN LKOUT_PIP PILKRQ#/PIO LKOUT_PIN LKOUT_PIP PILKRQ#/PIO0 LKOUT_PIN LKOUT_PIP PILKRQ#/PIO LKOUT_PIN LKOUT_PIP PILKRQ#/PIO PILKRQ#/PIO LKOUT_P N LKOUT_P P P LKRQ#/PIO LKOUT_PIN LKOUT_PIP PILKRQ#/PIO LKOUT_PIN LKOUT_PIP PILKRQ#/PIO LKOUT_ITPXP_N LKOUT_ITPXP_P OUR-P-U-NF ougar Point PI-* LOK MU ontroller P LKRQ#/PIO efault Output "0" MLRT#/PIO MLK MT ML0LRT#/PIO0 ML0LK ML0T MLLRT#/PHHOT#/PIO Link FLX LOK OF 0 MLLK/PIO MLT/PIO LKOUT_P N LKOUT_P P LKOUT_MI_N LKOUT_MI_P LKOUT_P_N LKOUT_P_P LKIN_MI_N LKIN_MI_P LKIN N LKIN P LKIN_OT_9N LKIN_OT_9P LKIN_T_N LKIN_T_P LKIN_PILOOPK XTL_IN XTL_OUT XLK_ROMP LKOUTFLX0/PIO LKOUTFLX/PIO LKOUTFLX/PIO LKOUTFLX/PIO efault Output nonfunctional H 9 M M0 V U M M F J0 0 K K H V V9 Y K F H K9 0KRJ--P R 0KRJ--P R -FX_LK_00M FX_LK_00M -PU_LK_00M PU_LK_00M To PU [These are used as LK/MI clock source.] M/MHz lock MHz lock MHz(/non) lock.mhz lock KRJ--P R L_LK has a weak internal pull up. L_T has a weak internal pull up. R R0 R R To external FX Take care routing and length R KRJ--P R R9 0KRJ--P 909RF--P R 0KRJ--P 0RJ--P KRJ--P 0KRJ--P 0KRJ--P 0KRJ--P R9 VR0 KRJ--P 00KRF-L-P R0 R R909, PILK_F_M,0 R MRJ--P -LKRQ_FX FX_PWR M_LK M_T ML0_LK 0 ML0_T 0 _L,0 _,0 X XTL-MHZ--P K M P 0PPM X To sset I/ LKN/ IMM0/IMM/IMM/IMM To Hanksville To H and Thermal ensor No need to connect/place on ifx mode R P0VJN-P P0VJN-P R 0RJ--P R Q 00-P K K 9 Q09 K--P 0KRJ--P 00-P R -LKRQ_M_TR -LKRQ_M R TT-P 0 -LKRQ_ -LKRQ TR R TT-P OM Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PH(/):PI/MU/LK ize ocument Number Rev Kendo- W Tuesday, ecember 0, 00 ate: heet of 0

25 VM VR0 MI_RXN[..0] MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP 0 MI_IROMP FI_FYN FI_FYN R 0RF-P H V VM V MIRI FI_LYN0 FI_LYN0 9,0,,0 -XP_R PUOR_PWR,,,0,,,9,9,0,0,,,,,9,0 RMPWR MPWR W_PWR UPWRNK,0 9,0 R0 PWR PHPWR MPWR -PWRW_ 0RJ--P To PU R0 0KRJ--P R KRJ--P MI_RXP[..0] MI_TXN[..0] MI_TXP[..0] R R R90 R R 99RF-P 0KRJ--P 0RJ--P 0RJ--P 0RJ--P J J0 W W0 V Y Y0 Y U J PWRTN# has a weak[0k] internal pull up. 0 K P L L0 K U MI0RXN MIRXN MIRXN MIRXN MI0RXP MIRXP MIRXP MIRXP MI0TXN MITXN MITXN MITXN MI0TXP MITXP MITXP MITXP MI_ZOMP UK# Y_RT# Y_PWROK PWROK PWROK RMPWROK RMRT# PWRTN# ougar Point MI ystem Power Management FI UWRN#/UPWRNK/PIO0 OF 0 FI_RXN0 FI_RXN FI_RXN FI_RXN FI_RXN FI_RXN FI_RXN FI_RXN FI_RXP0 FI_RXP FI_RXP FI_RXP FI_RXP FI_RXP FI_RXP FI_RXP FI_INT FI_FYN0 FI_LYN WVRMN PWROK WK# LKRUN#/PIO U_TT#/PIO ULK/PIO LP_#/PIO LP_# LP_# LP_# J Y H J 0 9 F J0 H9 W V 0 9 N N 0 H F 0 FI_TXN0 FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXP0 FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_INT FI_FYN0 FI_LYN R 0RJ--P -PH_LP_W FI_TXN[..0] FI_TXP[..0] MPWR,,,,,9,0 R 0RJ--P R R9 KRJ--P If strap is sampled high, Integrated eep leep / well On-die VR function is enabled. RTV R9 KRJ--P R 0KRJ-L-P R -PI_WK,,,0,0 -LKRUN 9,,,0 -U_TT 9, ULK_K,,0 -PH_LP_,,0 -PH_LP_,0 -PH_LP_,,,,0 -PH_LP_M _PRNT -TLOW H0 TLOW#/PIO0 has a weak[0k] internal pull up. 0 PRNT/PIO TLOW#/PIO LP_U# PMYNH P TP0 -PM_YN 0 RI# LP_LN#/PIO9 K -PH_LP_LN OUR-P-U-NF OM Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PH (/):MI/FI/PM ize ocument Number Rev ustom Kendo- W Tuesday, ecember 0, 00 ate: heet of 0

26 L T has a weak[0k] internal pull down. V When This pin is High at PLTRT# deassertion, LV interface isdetected. R9 KRJ--P R90 KRJ--P VO_TRLT has internal pull down. When the high is detected at PLTRT# deasserton, Port is detected. To use Port, need to add external pull up. P_TRLT has internal pull down. When the high is detected at PLTRT# deasserton, Port is detected. To use Port, need to add external pull up. U V_LON_I J L_KLTN PNL_POWR_ON_I M L_V_N PNL_KLT_TRL_I P L_KLTTL VO_TLLN M VO_TLLP M0 PW_I_LK_I T0 L LK PW_I_T_I K L T VO_INTN P9 VO_INTP P0 T L_TRL_LK P9 R9 L_TRL_T F LV_I VO_TRLLK P F KRF-P LV_V VO_TRLT M9 LV_VRFH LV_VRFL P_UXN T9 P_UXP T P_HP T0 TXLK_LN_I K9 LV_LK# TXLK_LP_I K0 LV_LK P_0N V P_0P V0 TXOUT_L0N_I N LV_T#0 P_N V TXOUT_LN_I M LV_T# P_P V TXOUT_LN_I K LV_T# P_N U J LV_T# P_P U P_N V TXOUT_L0P_I N LV_T0 P_P V9 TXOUT_LP_I M9 LV_T TXOUT_LP_I K9 LV_T J LV_T P_TRLLK P P_TRLT P R0 00KRJ--P R0 00KRJ--P TXLK_UN_I F0 LV_LK# TXLK_UP_I F9 LV_LK P_UXN P P_UXP P9 TXOUT_U0N_I H LV_T#0 P_HP T TXOUT_UN_I H LV_T# TXOUT_UN_I F9 LV_T# P_0N Y F LV_T# P_0P Y9 P_N Y TXOUT_U0P_I H LV_T0 P_P Y TXOUT_UP_I H9 LV_T P_N TXOUT_UP_I F LV_T P_P F LV_T P_N P_P 9 R0 KRJ--P N RT_LU P9 RT_RN T9 RT_R T9 RT LK M0 RT T ougar Point LV RT M RT_HYN M9 RT_VYN T _IRF T RT_IRTN OUR-P-U-NF igital isplay Interface OF 0 VO_TVLKINN P VO_TVLKINP P P_TRLLK M P_TRLT M P_UXN T P_UXP T P_HP H P_0N P_0P P_N F P_P P_N F P_P P_N J P_P P_TRLT has internal pull down. When the high is detected at PLTRT# deasserton, Port is detected. To use Port, need to add external pull up. OM Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PH (/):LV/RT/I ize ocument Number Rev Kendo- W ate: Tuesday, ecember 0, 00 heet of 0

27 ecause PI IF is not used, x./x and NTx are left as N. NT0# has a weak[0k] internal pull up. NT#/PIO has a weak[0k] internal pull up. To use PI IF flash IO, NT#/PIO and NT0# should not place external pull down. NT#/PIO has a weak[0k] internal pull up. This pin should not have external pull down. NT#/PIO has a weak[0k] internal pull up. If external pull down is applied, PH will be "topblock swap" mode. RV T V U0 : To ystem U Port (UM/is model) TP RV Y 0 TP RV U : To ystem onboard U port(et combo) TP J TP RV T U : To WiMX/WLN Mini ard lot TP9 RV F 0 TP0 U[:0][P,N] has internal pull down. U : To WWN Mini ard lot F TP UP0- U : To martard TP UP0N UP0+ TP0 V UP0P TP Port # has U debug U : To xpress ard lot UPN TP TP UP- U TP UPP port capability. UP+ Y0 U : Reserved TP UPN UP- U TP UPP UP+ Y U : To Touch Panel TP UPN K UP- V TP9 UPP H UP+ U : To olor ensor W0 TP0 UPN UP- UPP UP+ U9 : To ystem ubcard U port UPN UP- UPP UP- UP+ U0: To FPR UPN 9 UP+ TP UPP 9 U:To luetooth K0 VM PIRQ# UPN N TP9 UP- K U:To ocking PIRQ# UPP M UP+ H PIRQ# UPN L0 UP- U:To amera PIRQ# UPP K0 UP+ UP9N 0 Port #9 has U UP9-00,0 -_TT RQ#/PIO0 UP9P 0 debug port capability. UP9+ 00 OPTIMU_NL RQ#/PIO UP0N 0 UP0-,0 -_PRN 0 RQ#/PIO UP0P 0 UP0+ UPN L UP- NT#/PIO UPP K UP+ 0P0VJN-P NT#/PIO UPN UP- 0 F NT#/PIO UPP UP+ 0 PIO is not multiplex with NT# on mobile PH. UPN UP- 0 OKI[..0] UPP UP+ -L_PRN OKI0 PIRQ#/PIO 0 Page. OKI PIRQF#/PIO R RF-L-P OKI PIRQ#/PIO URI# PIRQH#/PIO URI K0 PM# LPLK_RYPT_M,9 LPLK_U_M LPLK M,0 PILK_F_M For RF P0VJN-P P0VJN-P P0VJN-P KRJ--P R9 KRJ--P R0 KRJ--P R KRJ--P R R PM# has internal pullup[0k]. LKOUT_PI[:0] has a internal pull down. VM R R R00 R R trap Option on PIO/PIO9 is determing oot IO destination. High/High means PI IO selection. R KRJ--P R RJ--P RJ--P RJ--P U KRJ--P R KRJ--P R KRJ--P R KRJ--P R KRJ--P R9 KRJ--P R0 J H J H H K K N0 H H M M Y K L M0 Y H9 H J K H0 U TP TP TP TP TP TP TP TP TP9 TP0 TP TP TP TP TP TP TP TP TP9 TP0 TP TP TP TP PLTRT# LKOUT_PI0 LKOUT_PI LKOUT_PI LKOUT_PI LKOUT_PI ougar Point RV OUR-P-U-NF PI NVRM U OF 0 RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV RV F_TV RV O0#/PIO9 O#/PIO0 O#/PIO O#/PIO O#/PIO O#/PIO9 O#/PIO0 O#/PIO Y V U T0 U T T T Y T V V F V Y V0 K0 L VR F_TV has internal pull down with soft strap. When the pin is high, VIO termination function is enabled. 0KRJ--P R KRJ--P R 0KRJ--P R 0KRJ--P R 0KRJ--P R 0KRJ--P R 0KRJ--P R 0KRJ--P R9 0KRJ--P R0 -U_PORT_O -M_KILL 9 M N -U_PORT9_O 00 RMRT_T_ON,,9,,,,0 -PLTRT_NR,,,0,,0,0 -PLTRT_FR R RJ--P R9 RJ--P V N# IN_ OUT_Y TF-P 00P0VJN-P 00P0VJN-P UP 0 LFT UL ONN U_ON -U_PORT0_O0 UP LFT OMO ONN U_ON -U_PORT_O OM UP LFT UL ONN U_ON -U_PORT_O Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. UP 9 RIHT U R U_ON -U_PORT9_O PH (/):PI/U/NVM ize ocument Number Rev Kendo- W Tuesday, ecember 0, 00 ate: heet of 0

SHINAI-3 Switchable Graphics System Block Diagram

SHINAI-3 Switchable Graphics System Block Diagram Keyboard Light HINI- witchable raphics ystem lock iagram P Layer tackup L: TOP L: INL RT Port Thermal ensor M 0 I / M us us witch I." WX+ RT LTION P connector isplay port to ocking M us Touch creen 0 UIO

More information

RP-note4 Block Diagram

RP-note4 Block Diagram H F 0 pril 0 '0 Keyboard Light R Termination,ecap, FN Thermal ensor MX0 TPM(T0) RFI (P0) HP OUT 0 HP OUT Int. MI MI IN Mus MI IN tereo peaker x UNUFFR R OIMM Normal ocket 00-PIN R OIMM UNUFFR R OIMM Normal

More information

Caramel-1 Block Diagram

Caramel-1 Block Diagram JUL'0 Thermal ensor MX I us / M us us witch I -in- lot RJ onn udio odec IOU ard Mus UNUFFR R OIMM Normal ocket 0-PIN R OIMM UNUFFR R OIMM Reverse ocket T H Media ard Reader U U.0 H U.0 H Media lice luetooth

More information

Mocha-1 Block Diagram

Mocha-1 Block Diagram May.0 Thermal ensor MX I us / M us us witch I 0 -in- lot RJ onn udio odec IOU ard Mus UNUFFR R OIMM Normal ocket 0-PIN R OIMM UNUFFR R OIMM Reverse ocket T H Media ard Reader U U.0 H U.0 H Media lice Finger

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

Discrete/UMA Schematics Document Sandy Bridge Intel PCH REV : A00

Discrete/UMA Schematics Document Sandy Bridge Intel PCH REV : A00 iscrete/um chematics ocument andy ridge Intel PH 0-0-0 REV : 00 :None Installed UM:UM ONLY installed N: ONLY FOR N installed. Q:ONLY FOR Q installed. PL: K9 PL circuit for 0mW solution installed. 0mW:

More information

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT

More information

S Note-3 Block Diagram

S Note-3 Block Diagram Jan. ' Keyboard Light Thermal ensor MX99 LM I us / M us TML TRFN LIN OUT Int. MI MI IN RJ ONN Mus UNUFFR On-oard R OIMM x,,,, H 9 -PIN R OIMM UNUFFR R OIMM ocket, OP MP MX9 9 O 9,, Modem/luetooth U U lock

More information

BAD50_HC DIS/UMA/Muxless Schematics Document IVY/SNB Bridge Panther Point

BAD50_HC DIS/UMA/Muxless Schematics Document IVY/SNB Bridge Panther Point 0_H I/UM/Muxless chematics ocument IVY/N ridge Panther Point :None Installed I:I installed I_Muxless :OTH I or Muxless installed I_PX:OTH I or PX installed :I or PX or Muxless installed. Muxless: Muxless

More information

+18VL. 220uf 25V. 0.1u C10UF. 100k AGND LEFT_OUT_+VE R19 22R -18VL. C9 150pF +18VL LEFT_OUT_-VE R uf 25V 22R

+18VL. 220uf 25V. 0.1u C10UF. 100k AGND LEFT_OUT_+VE R19 22R -18VL. C9 150pF +18VL LEFT_OUT_-VE R uf 25V 22R RVIION ROR O NO: PPROV: T: VL LFT_IN_V Pt Q 0 Q R Q 0 R Q 0nf Q 0 N W R 0 00 0k Pt R 00 R R k R W R 00 0 00u W 00pf u R 00k N Q J u 0 Q Q 0 0.u 0UF 0uf V R 00k N R R LFT_OUT_V Notes: Use either Q/Q or

More information

Pamirs UMA Block Diagram

Pamirs UMA Block Diagram RJ ONN /IO/MM M/M Pro/x LK N ILPRKLFT-P RII / lot 0 RII / Ricoh R ardreader 0/00 NI Marvell 0 lot, Pamirs UM lock iagram RII hannel R II hannel PI LI Intel PU Meron M/M V F: or 00 MHz,, Host U /MHz restline-m/ml

More information

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU.

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU. M lock iagram RII lot 0 RII lot Power witch RJ ONN Line In INT.PKR Line Out (PIF) RJ INT. MI rray igital HMI (PIF),, Mini ard_ Robson Mic In -T ONN RII hannel RII hannel MP MP MOM -T IL 0/00 ontroller

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

Page Title of Schematics Page SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB

Page Title of Schematics Page SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB Page of chematics Page 0 0 chematics Page Index lock iagram 0 R&F (MI,P,FI) 0 R&F (LK,MI,JT) 0 R&F (R) 0 R&F (POWR) 0 R&F (RPHI POWR) 0 R&F (N) 09 R&F (RRV) 0 PH (H,JT,T) PH (PI-,MU,LK) PH (MI,FI,PIO)

More information

Size Document Number Rev A3. Date: Monday, November 15,

Size Document Number Rev A3. Date: Monday, November 15, ize ocument Number Rev ate: Monday, November, 00 heet of 0 [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP

More information

A8S NVIDIA_NB8X VGA Board SCHEMATIC

A8S NVIDIA_NB8X VGA Board SCHEMATIC PE ontent YTEM PE REF. NVII_NX V oard HEMTI Thermal block diagram MXM N 06'0/ 0 ontent 0 MXM connector 0 PI-E Interface E FN M_LK M_T M_LK_V R M_T_V _LK_MXM _T_MXM R R V_THERM_LERT# R slave Mus Ext Thermal

More information

SA CH SEGMENT /COMMON DRIVER FOR DOT MATRIX LCD

SA CH SEGMENT /COMMON DRIVER FOR DOT MATRIX LCD A06 A06 0 H EGMENT /OMMON RIVER FOR OT MATRIX L Ver. July, 000 A06 INTROUTION The A06 is an L driver LI which is fabricated by low power MO high voltage process technology. In segment driver mode, it can

More information

Rev. SA SA SA SA SA SA SA SA SA SA. 43 Status LED & LID

Rev. SA SA SA SA SA SA SA SA SA SA. 43 Status LED & LID chematics Page Index ( / Revision / hange ate) Page of chematics Page 0 0 chematics Page Index lock iagram 0 R (MI,PE,FI) 0 R (LK,MI,JT) 0 R (R) 0 R (POWER) 0 R (RPHI POWER) 0 R (N) 09 R (REERVE) 0 PH

More information

Winery13 CALPELLA DIS N11M-GE1 Schematics ufcpga Mobile Arrandale Intel Ibex Peak-M REV : A00

Winery13 CALPELLA DIS N11M-GE1 Schematics ufcpga Mobile Arrandale Intel Ibex Peak-M REV : A00 Winery LPELL I NM-GE chematics ufpg Mobile rrandale Intel Ibex Peak-M 00-0- REV : 00 : Nopop omponent UM : Pop when schematic is UM I : Pop when schematic is I Wistron orporation F,, ec., Hsin

More information

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0] STTTW STTLKW POW[:0] PTW[:0] SYNHW PLKW Sheet_ STTTS STTLKS POS[:0] PTS[:0] SYNHS PLKS Sheet_ Spareates PLKS SYNHS PTS[:0] POS[:0] STTLKS STTTS MLKS MTS Sheet_ PLKW PLKS SYNHW SYNHS PTW[:0] PTS[:0] POW[:0]

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

+3.3V PRE_EMPH_0 DIST_GAIN_1 -JTAG_EMU JTAG_TMS -JTAG_TRST JTAG_TCLK JTAG_TDO PA_MUTE JTAG_TDI TCK TRST EMU VDDEXT1 TMS ADSP21375 GND31 GND7 GND32

+3.3V PRE_EMPH_0 DIST_GAIN_1 -JTAG_EMU JTAG_TMS -JTAG_TRST JTAG_TCLK JTAG_TDO PA_MUTE JTAG_TDI TCK TRST EMU VDDEXT1 TMS ADSP21375 GND31 GND7 GND32 REV Eng ate: Revision escription C E F ECN# JT_TI JT_TO JT_TRT JT_TCLK JT_TM JT_EMU P_MUTE PRE_EMPH_0 IT_IN_.V 0 9 9 0 9 9 0 9 90 0.V C 0 9 0 0 0 9 9 0 9 REET 0 C C C0 C C9 HEET INEX ECRIPTION URT_TX R.V

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

lock enerator I9LR9KLFT X.Mhz RIII 0/ RIII 0/ lot 0 0 lot RII hannel R II hannel P P/N : 9.NI0.00 REVIION : 0- FIx Intel PU rrandale,,..,9,0 MIx PI EXPRE RPHI X X0 Mhz NP- NP-V Nvida 0,.., iscreet/um/px

More information

Berry DG15 Discrete/UMA Schematics Document Arrandale Intel PCH REV : A00

Berry DG15 Discrete/UMA Schematics Document Arrandale Intel PCH REV : A00 erry G iscrete/um chematics ocument rrandale Intel PH 00-0-0 REV : 00 :None Installed UM:UM platform installed PRK:I PRK platform installed M9:I M9 platform installed VRM_G:VRM M* installed olay :Manual

More information

MOL NM UR PM NUMR L RVON LVL T RWN K PPROV NOT P RVON T NUMR of -N TLP P0 K 0 0K R TLP P0 Z Z0WVX KTN Q U00 0 K KMZ Z R 0 0K 0 0 R K R N00 0 0K 0 K U00 0 K 0 KJ R U00 0 0.ohm R0 W -N Max.0KOM RX0 Min./W

More information

Page 0 0 0 0 0 0 0 0 09 0 9 0 9 0 9 0 chematics Page Index ( / Revision / hange ate) of chematics Page chematics Page Index lock iagram R (MI,PE,FI) R (LK,MI,JT) R (R) R (POWER) R (RPHI POWER) R (N) R

More information

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th n r t d n 20 0 : T P bl D n, l d t z d http:.h th tr t. r pd l 46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l

More information

CHELSEA DJ2 CP UMA Schematics Document Arrandale Intel PCH REV : A00

CHELSEA DJ2 CP UMA Schematics Document Arrandale Intel PCH REV : A00 HELE J P UM chematics ocument rrandale Intel PH 00-0- REV : 00 Y : Nopop omponent HMI : Pop for HMI function GIG : Pop for GIG LN 0/00 : Pop for 0/00 LN OM : Nopop for OM option for OM Wistron orporation

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

Thurman Discrete VGA nvidia G86 Schematics Document. ufcpga Mobile Merom Intel Crestline-PM + ICH8M REV : -1(DELL:A00)

Thurman Discrete VGA nvidia G86 Schematics Document. ufcpga Mobile Merom Intel Crestline-PM + ICH8M REV : -1(DELL:A00) Thurman iscrete V nvidia chematics ocument ufp Mobile Merom Intel restline-pm + IHM 00--0 REV : -(ELL:00) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Thurman iscrete

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34 MYLL lock iagram a. Line In b. Mic In c. INT Mic d. Line Out e. INT.PKR R II O-IMM R II O-IMM P Layer tackup L: ignal L: V L: ignal L: ignal L: N L: ignal ~ LK N. IT V odec L OP MOM M ard ~ RM U / MHz

More information

Th pr nt n f r n th f ft nth nt r b R b rt Pr t r. Pr t r, R b rt, b. 868. xf rd : Pr nt d f r th B bl r ph l t t th xf rd n v r t Pr, 00. http://hdl.handle.net/2027/nyp.33433006349173 P bl D n n th n

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

SODIMM_EDP LEPUS MB P/N:6050A STAND OFF:CPU S4501,S4502,S STAND OFF:6052B INVENTEC

SODIMM_EDP LEPUS MB P/N:6050A STAND OFF:CPU S4501,S4502,S STAND OFF:6052B INVENTEC THI RW N PEIFITION,HERE,RE THE PROPERTY OF VENTE ORPORTION N HLL NOT E REPOUE,OPIE,OR UE WHOLE OR PRT THE I FOR THE MNUFTURE OR LE OF ITEM WITH WRITTEN PERMIION,VENTE ORPORTION,00 LL RIHT REERVE. F HF

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

XO2 DPHY RX Resistor Networks

XO2 DPHY RX Resistor Networks PHY_0_P_RX PHY_0_N_RX [] [] R R LP_0_P_RX HS_0_P_RX HS_0_N_RX LP_0_N_RX PHY_LK0_P_RX PHY_LK0_N_RX PHY_LK_P_RX PHY_LK_N_RX [] [] [] [] R R6 R8 R0 LP_LK0_P_RX HS_LK0_P_RX HS_LK0_N_RX LP_LK0_N_RX LP_LK_P_RX

More information

n r t d n :4 T P bl D n, l d t z d th tr t. r pd l

n r t d n :4 T P bl D n, l d t z d   th tr t. r pd l n r t d n 20 20 :4 T P bl D n, l d t z d http:.h th tr t. r pd l 2 0 x pt n f t v t, f f d, b th n nd th P r n h h, th r h v n t b n p d f r nt r. Th t v v d pr n, h v r, p n th pl v t r, d b p t r b R

More information

MT9V128(SOC356) 63IBGA HB DEMO3 Card

MT9V128(SOC356) 63IBGA HB DEMO3 Card MT9V(SO) IG H MO ard Page escription Page lock iagram Pinout Sensor Power Supply VideoOut_lock_Reset xternal Interface Rev Who ate escription Rev 0.0 jwrede 0/0/0 ase Schematic for ustom esign Rev 0. aralex

More information

4, 5. SVIDEO/COMP LVDS TPS51100(G2997) ,13. Marvell 88E Mini Card. abgn/bg 23. (100mA) INT.MIC. PCIex1.

4, 5. SVIDEO/COMP LVDS TPS51100(G2997) ,13. Marvell 88E Mini Card. abgn/bg 23. (100mA) INT.MIC. PCIex1. Volvi lock iagram YTM / MX LK N. Merom -00 INPUT OUTPUT T-0 P TKUP eleron M 0 (I LPR0).0 :.MROM.0U TOP V_(). :.MROM.0U, TOUT R / MHz R, /MHz Mobile PU HOT U /MHz@.0V Intel L0 TL+ PU I/F R Memory I/F INTRT

More information

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5 ate: may 0 Kiad.... ize: Id: / RPIVR alarm v. File: rpialarm.sch heet: / pittnerovi.com P0 P P 0 P0 PI VR_ IRQ IRQ VR_ V R0 00k RFM_IRQ PWM LOOP LOOP0 comm comm.sch 00uF/.V R0 00k V VR_ K VR_ V V RT P0

More information

SERVICE MANUAL BG3R TRINITRON COLOR TV CHASSIS. KV-AR25M60 RM-995 Thailand. KV-AR25N90 RM-996 Philippines KV-AR25M80 RM-995 ME KV-AR25M66 RM-993 GE

SERVICE MANUAL BG3R TRINITRON COLOR TV CHASSIS. KV-AR25M60 RM-995 Thailand. KV-AR25N90 RM-996 Philippines KV-AR25M80 RM-995 ME KV-AR25M66 RM-993 GE MN MO OMMN T NO MO OMMN T NO K-M M- Thailand K-M M- K-M M- K-M M- M K-N M- Philippines K-N M- Taiwan -- -K- -- -- -- -- M- M- M- TNTON OO T - OK M TON M K-M/M/M M- M- K-N M- K-M/M/M M- M- K-N M- (xcept

More information

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802.

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802. Y lock iagram INPUT OUTPUT R LK N. IT V / MHz, R / MHz INT.PKR RJ MOM M ard H 0 ROM 0 Mobile PU Yonah eleron M, T PT HOT U 00//MHz alistoga,,, MINI U TXFM Phone lue-tooth OM LPT U x port U P RT PORT PORT

More information

S6B CH SEGMENT / COMMON DRIVER FOR DOT MATRIX LCD

S6B CH SEGMENT / COMMON DRIVER FOR DOT MATRIX LCD 6B006 0 H EGENT / OON RIVER FOR OT ATRIX L June. 000. Ver. 0.0 ontents in this document are subject to change without notice. No part of this document may be reproduced or transmitted in any form or by

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N ate: //00 heet of File: :\User\..\MFO.choc rawn y: NIN_P NIN_N NOUT_P NOUT_N N_N N_P LE OLK_P OLK_N NTROUT_P NTROUT_N IN_P LK_P LK_N NV_P IN_N NV_N VO MFO.choc TK TI TO TK TI TO LK _IN ONE HWP INIT_ M

More information

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader YTM / TP0 LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz alistoga, PI xpress x V_ R_VRF_0 TI RT V M Ver.: MP / MP R Ver.:

More information

G60J Schematics for Calpella Platform Rev. 1.5

G60J Schematics for Calpella Platform Rev. 1.5 YTEM PE REF. 0. lock iagram 0. ystem etting 0. PU()_MI,PE,FI,LK,MI 0. PU()_R 0. PU()_F,RV,N 0. PU()_PWR 0. PU()_XP. R()_O-IMM0. R()_O-IMM. R()_/Q Voltage. VI ontroller 0. PH()_T,IH,RT,LP. PH()_PIE,LK,M,PE.

More information

THERMAL EMC2102 CRT 17 LCD HDMI MXM CONN. CardReader JMicro JMB385 LAN. MS/MS Pro/xD /MMC/SD. Giga LAN 88E PWR SW. New card. Mini Card.

THERMAL EMC2102 CRT 17 LCD HDMI MXM CONN. CardReader JMicro JMB385 LAN. MS/MS Pro/xD /MMC/SD. Giga LAN 88E PWR SW. New card. Mini Card. iger lock iagram LK N. I LPRKLFT R IMM /00 MHz INT.MI Line In MI In INT.PKR Line Out (PIF) RJ R IMM /00 MHz odec L V OP MP Q OP MP MOM M ard IO/H Mb /00MHz /00MHz ZLI PI H T O T T Mobile PU HOT U /00/0MHz@.0V

More information

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please

More information

U1-1 R5F72115D160FPV

U1-1 R5F72115D160FPV pf R NF_ X MHz, pf ON_XTL ON_EXTL R R NF_,,,, R NF_ R NF_ R R,,,, M M M_LK M_LK SEMn TI TMS TK TRSTn K R K R K R K R EXTL XTL M M M_LK M_LK TESTM SEMn TI TMS_WTX TK_WSK TRSTn_WRX U- RFFPV VREF VREFVSS

More information

VIRGINIA PORT AUTHORITY

VIRGINIA PORT AUTHORITY 5 K Y PV Y F RW R R (UR RU) R - VR,, VY P - RV - R 4 - P 5 - P 6-4 R PY P 7-5 YP PV. R V W. P 7/ P V W. V PRJ RR V PRJ W. FU 9 - FU P - FU R K R X PY RFR UR RV R RW PRJ PF RWR P -, R RV - R P -4 R P 4-5

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA lba iscrete TI M-LP gr chematics ufp Mobile Penryn Intel antiga-pm + IHM 00-0- REV : : Nopop omponent M : Pop when antiga is M PM : Pop when antiga is PM /P : OM control if antiga is PM Wistron

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n R P RT F TH PR D NT N N TR T F R N V R T F NN T V D 0 0 : R PR P R JT..P.. D 2 PR L 8 8 J PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D.. 20 00 D r r. Pr d nt: n J n r f th r d t r v th

More information

U35JC SCHEMATIC Revision 1.0

U35JC SCHEMATIC Revision 1.0 YTEM PE REF. PE ontent lock iagram ystem etting PU()_MI,PE,FI,LK,MI PU()_R PU()_F,RV, PU()_PWR PU()_XP R O-IMM_0 R O-IMM_ R _Q VOLTE 0 PH_IEX()T,IH,RT,LP PH_IEX()_PIE,LK,M,PE PH_IEX()_FI,MI,Y PWR PH_IEX()_P,LV,RT

More information

D t r l f r th n t d t t pr p r d b th t ff f th l t tt n N tr t n nd H n N d, n t d t t n t. n t d t t. h n t n :.. vt. Pr nt. ff.,. http://hdl.handle.net/2027/uiug.30112023368936 P bl D n, l d t z d

More information

4 4 N v b r t, 20 xpr n f th ll f th p p l t n p pr d. H ndr d nd th nd f t v L th n n f th pr v n f V ln, r dn nd l r thr n nt pr n, h r th ff r d nd

4 4 N v b r t, 20 xpr n f th ll f th p p l t n p pr d. H ndr d nd th nd f t v L th n n f th pr v n f V ln, r dn nd l r thr n nt pr n, h r th ff r d nd n r t d n 20 20 0 : 0 T P bl D n, l d t z d http:.h th tr t. r pd l 4 4 N v b r t, 20 xpr n f th ll f th p p l t n p pr d. H ndr d nd th nd f t v L th n n f th pr v n f V ln, r dn nd l r thr n nt pr n,

More information

828.^ 2 F r, Br n, nd t h. n, v n lth h th n l nd h d n r d t n v l l n th f v r x t p th l ft. n ll n n n f lt ll th t p n nt r f d pp nt nt nd, th t

828.^ 2 F r, Br n, nd t h. n, v n lth h th n l nd h d n r d t n v l l n th f v r x t p th l ft. n ll n n n f lt ll th t p n nt r f d pp nt nt nd, th t 2Â F b. Th h ph rd l nd r. l X. TH H PH RD L ND R. L X. F r, Br n, nd t h. B th ttr h ph rd. n th l f p t r l l nd, t t d t, n n t n, nt r rl r th n th n r l t f th f th th r l, nd d r b t t f nn r r pr

More information

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5. lock iagram I R Select I/SPI Mode Select MLK Source ommunication PG. US to I/SPI IS Signals PG. nalog Inputs PG. IS Interface Line-In / Microphone nalog Outputs PG. Headphone SGTL PG. igital Header P PSI

More information

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N 0 THIS RWG ONORMS TO.S. -T-0-00-0- U/0V +/-% 00N +/-0% 0N +/-0% U/0V +/-% 00N +/-0% 0 0N +/-0% R R 0R % P/0V +/-% K % U S YLLOW U 0 U U S0LV0 MLKTON /R S S R SK LS MULTI U/0V +/-% 00N +/-0% 0N +/-0% LLK+

More information

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM MU LE POWER STGE MU MX LI LI_TX LI_RX THERMISTOR- MX_RX MX_TX MX_E MX_/RE EN_ EN_ EN_ EN _ V LE Power Stage LE POWER STGE LE+ LE- LE+ LE- R R 0 J 0 Way 0 LI_TX LI_RX MX_RX MX_TX MX_E MX_/RE V LE Power

More information

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s A g la di ou s F. L. 462 E l ec tr on ic D ev el op me nt A i ng er A.W.S. 371 C. A. M. A l ex an de r 236 A d mi ni st ra ti on R. H. (M rs ) A n dr ew s P. V. 326 O p ti ca l Tr an sm is si on A p ps

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system.

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system. P-M-IO igital IO Module User Manual This document contains information on the IO digital IO module for the RS P system. Version v.0, 0/0/00 P-M-IO Manual ontents. igital IO Module. igital Outputs.... Using

More information

NTCA2 2 LA6A JA6 CYA6 ACL3 VAA3 DA48 CYA19 LA6B DA45 CTA4B DA46 CTA5B G2 CTA3B RA135 QA6 RA144 CNA5 CNA6 VO-B1 S12VA SGND SGND GATE

NTCA2 2 LA6A JA6 CYA6 ACL3 VAA3 DA48 CYA19 LA6B DA45 CTA4B DA46 CTA5B G2 CTA3B RA135 QA6 RA144 CNA5 CNA6 VO-B1 S12VA SGND SGND GATE L Y Y N 0 F F L X V L X N L L L N Y Y NT L NT J L PV -T L L Y Y V L X N L N VM 0 0 J0 PN J PN PN J PN PN PN PN V VM 0 F P V V N (-) (+) (+) (-) L 0 0 0 0 0 0 0 0 0 0 L L T Q T T T Q + F Y Y 0 V/N N/VP

More information

Leopard2 Block Diagram

Leopard2 Block Diagram LK N I0 Leopard lock iagram Mobile PU othan V_UX onn PMI Power LOT witch TP0 /M in ard lost PI RU /M/MM/M lviso Host U 00/MHz V TI MP Mini-PI 0.a/b/g RJ ONN RJ ONN 0, 0/00 RTL00 MOM M ard, PI U -LINK,,,,,0,,,

More information

22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r n. H v v d n f

22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r n. H v v d n f n r t d n 20 2 : 6 T P bl D n, l d t z d http:.h th tr t. r pd l 22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r

More information

XBee Wi-Fi Dev Kit Block Diagram Socketed Through-hole Variant PART NO O c Digi International Inc. 6. Disconnect switches

XBee Wi-Fi Dev Kit Block Diagram Socketed Through-hole Variant PART NO O c Digi International Inc. 6. Disconnect switches 0 Xee Wi-i or Xee Z isconnect switches ar raph river ar raph U-to-serial converter U onnector Vibration Motor Power upply Input:.V to V Output:.V PWM-to-frequency converter circuit uzzer (kz) arrel ack

More information

H NT Z N RT L 0 4 n f lt r h v d lt n r n, h p l," "Fl d nd fl d " ( n l d n l tr l t nt r t t n t nt t nt n fr n nl, th t l n r tr t nt. r d n f d rd n t th nd r nt r d t n th t th n r lth h v b n f

More information

l f t n nd bj t nd x f r t l n nd rr n n th b nd p phl t f l br r. D, lv l, 8. h r t,., 8 6. http://hdl.handle.net/2027/miun.aey7382.0001.001 P bl D n http://www.hathitrust.org/access_use#pd Th r n th

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec YTM / MX lock iagram RTMT-.00.0W P TKUP YTM / Max.00.00, TV Out TOP INPUT OUTPUT R LK N. / MHz, R / MHz /MHz Mobile PU Yonah eleron M HOT U 00//MHz@.0V alistoga TL+ PU I/F R Memory I/F INTRT RHPI Project

More information

" W I T H M A L I C E T O W A - P t D N O I S T E A - I S T D O H A n i T Y F O R. A L L. " A TENDERFOOT. an awful storm." At this juncture,

 W I T H M A L I C E T O W A - P t D N O I S T E A - I S T D O H A n i T Y F O R. A L L.  A TENDERFOOT. an awful storm. At this juncture, v «> X k < W L W - P N - Y F R L L / L N LWLL N UNY PR 9 WL N - [N v v NRF N -Nv j k q v v k k v k Rk x - v N W k - WLL PN NG NV k Rk G v Y L v k (?)! V W k ) W k v k P UL W Pj$ V G k v -) v k W j v k

More information

0 t b r 6, 20 t l nf r nt f th l t th t v t f th th lv, ntr t n t th l l l nd d p rt nt th t f ttr t n th p nt t th r f l nd d tr b t n. R v n n th r

0 t b r 6, 20 t l nf r nt f th l t th t v t f th th lv, ntr t n t th l l l nd d p rt nt th t f ttr t n th p nt t th r f l nd d tr b t n. R v n n th r n r t d n 20 22 0: T P bl D n, l d t z d http:.h th tr t. r pd l 0 t b r 6, 20 t l nf r nt f th l t th t v t f th th lv, ntr t n t th l l l nd d p rt nt th t f ttr t n th p nt t th r f l nd d tr b t n.

More information

Trade Patterns, Production networks, and Trade and employment in the Asia-US region

Trade Patterns, Production networks, and Trade and employment in the Asia-US region Trade Patterns, Production networks, and Trade and employment in the Asia-U region atoshi Inomata Institute of Developing Economies ETRO Development of cross-national production linkages, 1985-2005 1985

More information

P a g e 5 1 of R e p o r t P B 4 / 0 9

P a g e 5 1 of R e p o r t P B 4 / 0 9 P a g e 5 1 of R e p o r t P B 4 / 0 9 J A R T a l s o c o n c l u d e d t h a t a l t h o u g h t h e i n t e n t o f N e l s o n s r e h a b i l i t a t i o n p l a n i s t o e n h a n c e c o n n e

More information

4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n tr t d n R th

4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n tr t d n R th n r t d n 20 2 :24 T P bl D n, l d t z d http:.h th tr t. r pd l 4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

Neotec Semiconductor Ltd. 新德科技股份有限公司

Neotec Semiconductor Ltd. 新德科技股份有限公司 rystalfontz Neotec emiconductor Ltd. L river INTROUTION The is a L driver LI that is fabricated by low power MO high voltage process technology. In segment drive mode, it can be interfaced in -bit serial

More information

ADMtek Incorporated Title EASY 5120P-ATA Size Document Number Rev Top Schematics 1.1.2

ADMtek Incorporated Title EASY 5120P-ATA Size Document Number Rev Top Schematics 1.1.2 _PE_TQFP _PEEL_G LI- - RJ- connectors ( for FX ) P - RJ- connectors ( for FXO ) V V IT_P RELY FXO IO IO IO IO P N IT_P FXO RELY P V N P V N IT IL IT IT_P RELY P N FXO P N IT IL IO IT IO IO VM IO _LI-_PE_TQFP

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

RF_3_SHUTD_0 RF_4_SHUTD_0 RF_3_SHUTD_1 RF_4_SHUTD_1 RF_3_GPIO_2 RF_4_GPIO_2 RF_3_GPIO_3 RF_I2C_SDA RF_I2C_SCL RF_4_GPIO_3 RF_1_SHUTD_0 PORT_EXP

RF_3_SHUTD_0 RF_4_SHUTD_0 RF_3_SHUTD_1 RF_4_SHUTD_1 RF_3_GPIO_2 RF_4_GPIO_2 RF_3_GPIO_3 RF_I2C_SDA RF_I2C_SCL RF_4_GPIO_3 RF_1_SHUTD_0 PORT_EXP R HUT_0 R HUT_0 R HUT_ R HUT_ R PIO_ R PIO_ R PIO_ R PIO_ R HUT_0 R HUT_0 R HUT_ R HUT_ R PIO_ R_IO_[0:] R PIO_ E_T_TO_E_RT E_T_TO_E_RT MVRK_E MO_EL MVRK_E MO_EL E_RT_TO_E_T MVRK_E MO_EL MVRK_E MO_EL E_RT_TO_E_T

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3 MU THERMISTOR- MU LI_RX LI_TX LI_RX LI_TX MX_TX MX_RX MX_/RE MX_E MX_TX MX_RX MX_/RE MX_E MX_LI +.V_MU R 0K R 0K R R R R LE_POWER_STGE - Out GN J LE- -V LE Power Stage LE_POWER_STGE - Out GN J LE- -V LE

More information

Vr Vr

Vr Vr F rt l Pr nt t r : xt rn l ppl t n : Pr nt rv nd PD RDT V t : t t : p bl ( ll R lt: 00.00 L n : n L t pd t : 0 6 20 8 :06: 6 pt (p bl Vr.2 8.0 20 8.0. 6 TH N PD PPL T N N RL http : h b. x v t h. p V l

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

Note Division P1 P2 P3 P4 P5 P6 P7 P8 P1 P2 P3 P4 P5 P6 P7 P8 NOTEDIV1 NOTEDIV2 KEYBOARD_VOLTAGE VCF_IN LFO_IN FILTER_ENVELOPE. Filter.

Note Division P1 P2 P3 P4 P5 P6 P7 P8 P1 P2 P3 P4 P5 P6 P7 P8 NOTEDIV1 NOTEDIV2 KEYBOARD_VOLTAGE VCF_IN LFO_IN FILTER_ENVELOPE. Filter. Jasper 0 EP Wasp Synthesiser lone Keyboard V_ENV_TRIG keyboard.sch N0 N N N N N Note ecoder N0 N N N Noteecoder.sch P P P P P P P P Note ivision P P P P P P P P NOTEIV GLIE_ GLIE_ Waveform Generators KEYOR_VOLTGE

More information

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11 Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &

More information

TX J WBX Common TITLE B 01 SCH,WBX,50 MHZ 2.2 GHZ TRANSCEIVER FILE: common_wbx.sch C104 NONE. C pF AGND:1 J101 C103 NONE RF_RX

TX J WBX Common TITLE B 01 SCH,WBX,50 MHZ 2.2 GHZ TRANSCEIVER FILE: common_wbx.sch C104 NONE. C pF AGND:1 J101 C103 NONE RF_RX R_TX 0 NON 0 000p TX 0 TX_ONN io_tx_ io_tx_ io_tx_ io_tx_ io_tx_ io_tx_0 io_tx_0 io_tx_0 io_tx_0 _V_RX: V_RX: V_RX: S_TX RX_ONN 0 QT 00 0 0 0 0 TX_ONN V_TX: V_TX: SL_TX _V_TX: TX io_rx_0 io_rx_0 io_rx_0

More information

立成网. 视频教程 LICHENGNB.COM

立成网. 视频教程 LICHENGNB.COM 本图纸版权属原厂家所有 仅在服务该产品使用者时使用 YTM / TP0 Project code: 9.Q0.00 INPUT OUTPUT LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz

More information

N61Jv SCHEMATIC Revision 2.0

N61Jv SCHEMATIC Revision 2.0 YTEM PE REF. PE ontent lock iagram ystem etting PU()_MI,PE,FI,LK,MI PU()_R PU()_F,RV, PU()_PWR PU()_XP R OIMM_0 R OIMM_ R _Q VOLTE VI controller 0 PH_IEX()T,IH,RT,LP PH_IEX()_PIE,LK,M,PE PH_IEX()_FI,MI,Y

More information