Size: px
Start display at page:

Download ""

Transcription

1 Page chematics Page Index ( / Revision / hange ate) of chematics Page chematics Page Index lock iagram R (MI,PE,FI) R (LK,MI,JT) R (R) R (POWER) R (RPHI POWER) R (N) R (REERVE) PH (H,JT,T) PH (PI-E,MU,LK) PH (MI,FI,PIO) PH (LV,I) PH (PI,U,NVRM) PH (PIO,V_NTF,RV) PH (POWER) / PH (POWER) / PH (V) LOK EN RIII(O-IMM_0) / RIII(O-IMM_) / V (PI-E) /9 V (PIE-U/trap) /9 V (R) /9 V (R) /9 V (RT) /9 V (LV/HMI) /9 V (PIO) /9 V (XTL) /9 V (Power/N) 9/9 VRM(R)# / VRM(R)# / VRM(R)# / VRM(R)# / VRM(YP) / VRM(YP) / MUX LV MUX RT RT Optimux LV HMI Optimux Rev. Page of chematics Page HMI E+K (NPEL) K onnector PI Flash ROM ebug Port Mini-PIE ard (WLN) LN (R) / LN (Transformer) / T H T -ROM et OMO ardreader(u) amera onnector luetooth onnector tatus LE & LI FN Thermal ensor Touch Pad Function onn. udio/u onn. Function (PEKER) Function (otton & LE) udio (OE) udio (MUTE) udio (Power) udio (udio & U onn.) udio (Head Phone Jack) udio (Ext MI Jack) udio (U Portx) Power esign iagram IN&harger Y Power (+_V/+V) VTT&PH Power(+_0V) R Power(+_V/+0_V) Y Power(+_V) PU Power_VHORE PU Power_VI V FX Power-VFX ORE V Power(NV_V) Others power plane OVP protection ischarger ircuit Rev. Page of chematics Page HOLE & MI LEL History() OM ontrol Table Rev. Project ode & chematics ubject: W90 H&H P P/N: P. Leader heck by esign by FOXONN Index Page HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev W90 H&H ate: Thursday, May 0, 00 heet of

2 W90 lock H iscrete ( NV_ ) H witchable(nvii Optimus) ( _ ) TI HRER Q P. OUTPUT oth _IN T+ TOUT HMI P P0 P LV WX '' X P LV HMI LV NP- R VRM NM-E- dpu nvii NP- NM-E- 9mm X 9mm P ~ 0 RT P9 RT Mxbitx Mxbitx P ~ RT PIE X rrandale Processor Micro-FP-99 (9-pin rp socket). mm X. mm FI P ~ 9 00/0 MHZ 00/0 MHZ X MI (irect Media Interface) O-IMM 0 00/0 MHZ R(III) 0 pin P0 O-IMM 00/0 MHZ R(III) 0 pin P Mbus : 0h(W), h(r) K0 LPV P9 Mbus : h X,TL.MHZ YTEM / TI N0009RHR INPUT TOUT INPUT TOUT P. +VLW_LO +VLW +EV +V YTEM / FP9WQTR INPUT TOUT OUTPUT +VLW OUTPUT YTEM / FP9WQTR MT 99FU OUTPUT P. +_0V_VTT P. +_VU UIO/U oard Int. peaker. Walt x Ext. Mic In Jack P0 Headphone Jack P9 U.0 ONN.X P Realtek L9Q-V-R P ~ H U.0 PIE PH Ibex Peak-M (HM) m mm X mm (U x ) (PIE x ) (T x ) P0 ~ PIE U.0 T b/s PI ROM Mbit P0 U.0 ONN P U.0 /et P +_VU +0_VRUN PU / FP9PTR INPUT +VRUN PU / MX00TL+ INPUT TOUT OUTPUT VHORE P. OUTPUT +_VRUN P. Int. MI MER.0M P P amera Module RJ Touchpad P0 N9 P0 P PWM FN P theros R-L-R mmxmm P9 PIO LI witch P E Firmware M bit x P PI LP NUVOTON NPEL0X Mus LQFP- TT ONN P Mbus : 9h,9h Mus P Thermal ensor PU (IMM) P9 Mbus : 9h Keyboard P T H P T O P Half Mini ard P luetooth (Optional) P ardreader RT-R P Power utton Power LE Function oard Recover Key witchable LE in ONN pllication Key P ~ FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision lock iagram ize ocument Number Rev ustom W90 H&H YTEM / PMNR INPUT TOUT +_VRUN P.0 OUTPUT FXORE YTEM / TI TPR FP9PTR P. INPUT OUTPUT TOUT NV_V PEX_V Thursday, May 0, 00 ate: heet of

3 U PE_OMP R 9.9_F 00 PE_IOMPI MI_TXN[:0] MI_TXN0 PE_IOMPO MI_TXN MI_RX#[0] PE_ROMPO PE_RI R 0_F 00 MI_TXN MI_RX#[] PE_RI MI_TXN MI_RX#[] PE_RXN[..0] K PE_RXN MI_RX#[] PE_RX#[0] If PIe raphics is not implemented, PE_RXN MI_TXP[:0] J MI_TXP0 PE_RX#[] J PE_RXN the TX/RX pairs can be left as No onnect. MI_TXP MI_RX[0] PE_RX#[] PE_RXN MI_TXP MI_RX[] PE_RX#[] PE_RXN MI_TXP MI_RX[] PE_RX#[] F PE_RXN0 MI_RX[] PE_RX#[] PE_RXN9 PE_TXN0 PE_RXN_0 MI_RXN[:0] F 9 0.U_.V_K 00_XR MI_RXN0 PE_RX#[] PE_RXN MI_RXN MI_TX#[0] PE_RX#[] E PE_RXN PE_TXN 9 0.U_.V_K 00_XR PE_RXN_ MI_RXN MI_TX#[] PE_RX#[] F PE_RXN MI_RXN MI_TX#[] PE_RX#[9] H PE_RXN PE_TXN 9 0.U_.V_K 00_XR PE_RXN_ MI_TX#[] PE_RX#[0] PE_RXN MI_RXP[:0] MI_RXP0 PE_RX#[] PE_RXN PE_TXN 9 0.U_.V_K 00_XR PE_RXN_ MI_RXP MI_TX[0] PE_RX#[] F PE_RXN MI_RXP MI_TX[] PE_RX#[] E 0 PE_RXN PE_TXN 9 0.U_.V_K 00_XR PE_RXN_ MI_RXP MI_TX[] PE_RX#[] PE_RXN0 MI_TX[] PE_RX#[] PE_TXN 00 PE_RXN_ PE_RXP[..0] 0.U_.V_K 00_XR J PE_RXP PE_RX[0] H PE_RXP PE_TXN 0 0.U_.V_K 00_XR PE_RXN_ PE_RX[] PE_RXP FI_TXN[:0] H FI_TXN0 PE_RX[] E F PE_RXP PE_TXN 0 0.U_.V_K 00_XR PE_RXN_ FI_TXN FI_TX#[0] PE_RX[] PE_RXP FI_TXN FI_TX#[] PE_RX[] 9 E PE_RXP0 PE_TXN 0 0.U_.V_K 00_XR PE_RXN_ FI_TXN FI_TX#[] PE_RX[] F PE_RXP9 FI_TXN FI_TX#[] PE_RX[] PE_RXP PE_TXN9 0.U_.V_K 00_XR PE_RXN_9 FI_TXN FI_TX#[] PE_RX[] E9 F PE_RXP FI_TXN FI_TX#[] PE_RX[] F PE_RXP PE_TXN0 0.U_.V_K 00_XR PE_RXN_0 FI_TXN FI_TX#[] PE_RX[9] PE_RXP FI_TX#[] PE_RX[0] PE_RXP PE_TXN 0.U_.V_K 00_XR PE_RXN_ PE_RX[] PE_RXP FI_TXP[:0] 0 FI_TXP0 PE_RX[] PE_RXP PE_TXN 9 0.U_.V_K 00_XR PE_RXN_ FI_TXP FI_TX[0] PE_RX[] 9 PE_RXP FI_TXP FI_TX[] PE_RX[] 0 0 PE_RXP0 PE_TXN 0.U_.V_K 00_XR PE_RXN_ FI_TXP FI_TX[] PE_RX[] FI_TXP FI_TX[] L PE_TXN PE_TXN 0.U_.V_K 00_XR PE_RXN_ FI_TXP FI_TX[] PE_TX#[0] E0 M PE_TXN FI_TXP FI_TX[] PE_TX#[] F0 M PE_TXN PE_TXN 0.U_.V_K 00_XR PE_RXN_ FI_TXP FI_TX[] PE_TX#[] 9 M0 PE_TXN FI_TX[] PE_TX#[] L PE_TXN PE_TX#[] PE_TXN0 FI_FYN0 F K FI_FYN[0] PE_TX#[] PE_TXN9 FI_FYN E M9 FI_FYN[] PE_TX#[] J PE_TXN PE_TX#[] PE_TXN FI_INT K9 FI_INT PE_TX#[] H0 PE_TXN PE_TXP0 0.U_.V_K 00_XR PE_RXP_0 PE_TX#[9] PE_TXN FI_LYN0 F H9 FI_LYN[0] PE_TX#[0] PE_TXN PE_TXP 90 0.U_.V_K 00_XR PE_RXP_ FI_LYN F9 FI_LYN[] PE_TX#[] E PE_TXN PE_TX#[] 9 PE_TXN PE_TXP 9 0.U_.V_K 00_XR PE_RXP_ PE_TX#[] PE_TXN PE_TX#[] PE_TXN0 PE_TXP 9 0.U_.V_K 00_XR PE_RXP_ PE_TX#[] NV_K_J L PE_TXP PE_TXP 9 0.U_.V_K 00_XR PE_RXP_ R0 00 FI_FYN0 PE_TX[0] M PE_TXP PE_TX[] M PE_TXP PE_TXP 9 0.U_.V_K 00_XR PE_RXP_ NV_K_J PE_TX[] L0 PE_TXP R00 FI_FYN PE_TX[] 00 M PE_TXP PE_TXP 0 0.U_.V_K 00_XR PE_RXP_ PE_TX[] K PE_TXP0 NV_K_J PE_TX[] M PE_TXP9 PE_TXP 0 0.U_.V_K 00_XR PE_RXP_ R0 00 FI_INT PE_TX[] H PE_TXP PE_TX[] K PE_TXP PE_TXP 0 0.U_.V_K 00_XR PE_RXP_ NV_K_J PE_TX[] 0 PE_TXP R 00 FI_LYN0 PE_TX[9] 9 PE_TXP PE_TXP9 0 0.U_.V_K 00_XR PE_RXP_9 PE_TX[0] F PE_TXP NV_K_J PE_TX[] E PE_TXP PE_TXP0 0.U_.V_K 00_XR PE_RXP_0 R0 FI_LYN PE_TX[] 00 PE_TXP PE_TX[] PE_TXP PE_TXP 0.U_.V_K 00_XR PE_RXP_ PE_TX[] PE_TXP0 PE_TX[] PE_TXP 0.U_.V_K 00_XR PE_RXP_ FI_FYN[0], FI_FYN[], FI_LYN[0], FI_LYN[] can be ganged together with one resistor PU OKET_99P FOX_PZ99--0F For isable rrandale raphic In addition, FI_RXN_[:0] and FI_RXP_[:0] can be left floating on the PH. FI_TX[:0] and FI_TX#[:0] can be left floating on the rrandale. The FX_IMON,FI_FYN[0], FI_FYN[], FI_LYN[0], FI_LYN[], and FI_INT signals on the rrandale side should be tied to N (through -k ±% resistors). FI_FYN[0], FI_FYN[], FI_LYN[0], FI_LYN[] can be ganged together with one resistor. MI Intel(R) FI PI EXPRE -- RPHI PE_TXP PE_TXP PE_TXP 0.U_.V_K 00_XR 0.U_.V_K 00_XR 0.U_.V_K 00_XR PE_RXP_ PE_RXP_ PE_RXP_ FOXONN PE_RXN_[..0] PE_RXP_[..0] R (MI,PE,FI) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev W90 H&H ate: Thursday, May 0, 00 heet of

4 Layout Note: omp0, connect with Zo=9.9 ohm, omp, connect with Zo=0 ohm, In order to minimize resistance, use thick traces to route all OMP signals, use 0-mils (0.-mm) wide trace for routing less than 00 mils (. mm), or 0-mils (0.0-mm) wide trace for routing between 00 mils (. mm) and 000 mils (. mm). Keep 0-mils (0.0-mm) spacing to any other signals in order to minimize crosstalk.,, PM_THRMTRIP# H_PUPWR,, UF_PLT_RT# H_PM_YN PROHOT# H_PEI PM_RM_PWR R9 0_F 00 KTO# PUPWR_R UF_PLT_RT#_R OMP T R0 00 R OMP LK_PH_PU_LK R_LK R N_ 00 OMP LK T R_LK# R N_ 00.K_J R0 0_F 00 R 9.9_F 00 R 9.9_F 00 0MIL TP0 H_TERR# H_PEI PROHOT# OMP OMP0 R99 00 PM_THRMTRIP#_ R9 00 R90 00 H_PURT#_R H_PM_YN Y_ENT_PWROK VTTPWROO 0MIL TP9 TPPWROO R9.K_F 00 T H K T N K P L N N U TERR# PEI PROHOT# THERMTRIP# REET_O# VPWROO_ VPWROO_0 PM_RM_PWR K M_RMPWROK M M L OMP OMP OMP0 KTO# PM_YN VTTPWROO TPPWROO RTIN# MI THERML PWR MNEMENT LOK R MI JT & PM LK# R0 LK_ITP T0 LK_ITP# E PE_LK PE_LK# PLL_REF_LK PLL_REF_LK# M_RMRT# F LK_ITP LK_ITP# LK_EXP_P_R LK_EXP_N_R LK_P_P_R LK_P_N_R R_RMRT#_Q M_ROMP0 R 00_F 00 M_ROMP R.9_F 00 M_ROMP R 0_F 00 XP_TI_R XP_TO_R XP_TI_M XP_TO_M R 00 TP 0MIL TP 0MIL 0 RP0 00_PR PM_EXTT#0 PM_EXTT# TP 0MIL +VRUN TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP9 0MIL TP0 0MIL TP 0MIL R9 N J 00 LK_PU_LK 9 LK_PU_LK# 9 LK_PH_PU_LK# LK_EXP_P LK_EXP_N R9 0K_J 00 +_0V_VTT R N_.K_F 00 R9 0K_J 00 LK_P_P_R LK_P_N_R OVT_E# PM_EXTT#0 0 PM_EXTT# 0, R0 00 R0 00 +VRUN _0V_VTT PROHOT# For isable rrandale raphic PLL_REF_LK and PLL_REF_LK# can be connected to N on rrandale directly if motherboard only supports discrete graphics. Q N00W R9 0_F 00 +VRUN +VRUN XP_TO_R XP_TM XP_TI_R XP_PREQ# XP_TLK XP_TRT# +_0V_VTT _J R90 00 N J R 00 N J R9 00 N J R0 00 N J R 00 _J R 00 XP_TO_M XP_TI_M JT Mapping -can hain (efault) For Intel Power Reduction issue +VU RUN_PWR R 0K_J 00 U 0.U_.V_K 00_XR VTTPW_R R K_F 00 H0W R VTTPWROO R_RMRT#_Q For Intel Power Reduction issue R9 N_ 00 Q N00W R_RMRT# +_VU R_RMRT# 0, +_VU_PU R90 N_.K_F 00 PM_RM_PWR 00 0_F R9 0.U_.V_K 00_XR U +_0V_VTT R 9.9_F 00 K_F K_J R9 R9 N J 00 R90 N_ 00 L M_ROMP[0] M M_ROMP[] N M_ROMP[] N PM_EXT_T#[0] P PM_EXT_T#[] T XP_PRY# PRY# P XP_PREQ# PREQ# N XP_TLK TK P XP_TM TM T XP_TRT# TRT# TI T9 TO R TI_M R9 TO_M P9 N XP_REET# R# J PM#0 PM#[0] K PM# PM#[] K PM# PM#[] J PM# PM#[] J PM# PM#[] H PM# PM#[] K PM# PM#[] H PM# PM#[] Q N00W R _J 00 PU OKET_99P FOX_PZ99--0F R99 00 R9 00.K_F H0W R9 0K_J 00 RUN_PWR,,,, H_TERR# H_PURT#_R R99 00K_J 00 RT_TE 0.0U_V_K 00_XR FOXONN R (LK,MI,JT) W90 H&H HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev ate: Thursday, May 0, 00 heet of

5 U U 0 M Q[:0] M 0 M M M # M R# M WE# M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q E0 F0 E F E9 E H0 K J 0 J J0 L M M L9 L K N P9 H F K K F J J J0 J9 L0 K K L K L N M0 R L M9 N9 T P M N M T T L R P U E E9 _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _[0] _[] _[] _# _R# _WE# R YTEM MEMORY _K[0] _K#[0] _KE[0] _K[] _K#[] _KE[] _#[0] _#[] _OT[0] _OT[] _M[0] _M[] _M[] _M[] _M[] _M[] _M[] _M[] _Q#[0] _Q#[] _Q#[] _Q#[] _Q#[] _Q#[] _Q#[] _Q#[] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _M[0] _M[] _M[] _M[] _M[] _M[] _M[] _M[] _M[] _M[9] _M[0] _M[] _M[] _M[] _M[] _M[] P Y Y P E E F9 9 H M M N0 N 9 F J9 N9 H K9 P T F9 H9 M9 H K0 N R Y W V 9 V T Y9 U T U T V9 M M0 M M M M M M M M M M M M M M M Q#0 M Q# M Q# M Q# M Q# M Q# M Q# M Q# M Q0 M Q M Q M Q M Q M Q M Q M Q M 0 M M M M M M M M M 9 M 0 M M M M M M_#0 0 M_# 0 M_OT0 0 M_OT 0 M Q[:0] M_LK_R0 0 M_LK_R#0 0 M_KE0 0 M_LK_R 0 M_LK_R# 0 M_KE 0 M M[:0] 0 M Q#[:0] 0 M Q[:0] 0 M [:0] 0 M 0 M M M # M R# M WE# M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q E F F F F H J J J J J K L M K K M N F J K J H K K M N K K M M P N T N N N T T N P P T9 T P9 R0 T0 W R Y _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[9] _Q[0] _Q[] _Q[] _Q[] _[0] _[] _[] _# _R# _WE# R YTEM MEMORY - _K[0] _K#[0] _KE[0] _K[] _K#[] _KE[] _#[0] _#[] _OT[0] _OT[] _M[0] _M[] _M[] _M[] _M[] _M[] _M[] _M[] _Q#[0] _Q#[] _Q#[] _Q#[] _Q#[] _Q#[] _Q#[] _Q#[] _Q[0] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _Q[] _M[0] _M[] _M[] _M[] _M[] _M[] _M[] _M[] _M[] _M[9] _M[0] _M[] _M[] _M[] _M[] _M[] W W9 M V V M E H K H L R T F J L H L R R E H M L P R U V T V R T R R R R P R F P N M M0 M M M M M M M M M M M M M M M Q#0 M Q# M Q# M Q# M Q# M Q# M Q# M Q# M Q0 M Q M Q M Q M Q M Q M Q M Q M 0 M M M M M M M M M 9 M 0 M M M M M M_LK_R M_LK_R# M_KE M_LK_R M_LK_R# M_KE M_# M_# M_OT M_OT M M[:0] M Q#[:0] M Q[:0] M [:0] PU OKET_99P FOX_PZ99--0F PU OKET_99P FOX_PZ99--0F FOXONN R (R) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev W90 H&H ate: Thursday, May 0, 00 heet of

6 (V) VHORE UF (V) (VTT) +_0V_VTT 09 U_.V_M 00_XR 90 U_.V_M 00_XR 9 0U_.V_M 00_XR 90 0U_.V_M 00_XR VHORE U_.V_M U_.V_M U_.V_M 00_XR 00_XR 00_XR VHORE 9 0 U_.V_M U_.V_M U_.V_M 00_XR 00_XR 00_XR VHORE U_.V_M U_.V_M N_U_.V_M U_.V_M 00_XR 00_XR 00_XR 00_XR VHORE U_.V_M 0U_.V_M 0U_.V_M N_U_.V_M 00_XR 00_XR 00_XR 00_XR VHORE 9 0U_.V_M 00_XR 9 0U_.V_M 00_XR 9 0U_.V_M 00_XR VHORE VHORE 9 0U_.V_M 00_XR 9 0U_.V_M 00_XR 9 0U_.V_M 00_XR 9 0U_.V_M 00_XR 9 0U_.V_M 00_XR P_0V_J 00_NPO 0 N_U_.V_M 00_XR 0 U_.V_M 00_XR 0 N_U_.V_M 00_XR 9 0U_.V_M 00_XR 99 0U_.V_M 00_XR 9 0U_.V_M 00_XR For RF Noise P_0V_J 00_NPO 0 9 F F F F F F0 F9 F F F Y Y Y Y Y Y0 Y9 Y Y Y V V V V V V0 V9 V V V U U U U U U0 U9 U U U R R R R R R0 R9 R R R P P P P P P0 P9 P P P V V V V V V V V V9 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V90 V9 V9 V9 V9 V9 V9 V9 V9 V99 V00 PU ORE UPPLY POWER ENE LINE PU VI.V RIL POWER VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_9 VTT0_0 VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_9 VTT0_0 VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_9 VTT0_0 VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_ VTT0_9 VTT0_0 VTT0_ VTT0_ VTT0_ VTT0_ PI# VI[0] VI[] VI[] VI[] VI[] VI[] VI[] PRO_PRLPVR VTT_ELET IENE V_ENE V_ENE VTT_ENE V_ENE_VTT H H H H0 J J H H F F F F E E F0 E0 0 0 Y0 W0 U0 T0 J J J J N K K K L L M M M PRO_PRLPVR N J J VTT_ELET VENE VENE V_ENE_VTT 9 0U_.V_M 00_XR 9 0U_.V_M 00_XR +_0V_VTT_ +_0V_VTT_ PI#,9 VI0,9 VI,9 VI,9 VI,9 VI,9 VI,9 VI,9 R0 00 TP 0MIL 9 U_.V_M 00_XR IMVP_IMON VTT_ENE TP 0MIL 9 0U_.V_M 00_XR 9 0U_.V_M 00_XR 0 U_.V_M 00_XR nalog ignal 9 0U_.V_M 00_XR 9 N_0U_.V_M 00_XR 9 0U_.V_M 00_XR (V) (VTT) R 00 R9 00 VHORE R9 00_F N_0U_.V_M 00_XR R 00_F U_.V_M 00_XR +_0V_VTT +_0V_VTT PM_PRLPVR,9 U_.V_M 00_XR VENE VENE 0 U_.V_M 00_XR +_0V_VTT 9 U_.V_M 00_XR PU OKET_99P FOX_PZ99--0F FOXONN R (POWER) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev ustom W90 H&H ate: Thursday, May 0, 00 heet of

7 FXORE For isable rrandale raphic VX should be connected to N when disable ipu. (R ipu) For isable rrandale raphic VX_ENE and VX_ENE on rrandale can be left as no connect. For isable rrandale raphic In addition, FI_RXN_[:0] and FI_RXP_[:0] can be left floating on the PH. FI_TX[:0] and FI_TX#[:0] can be left floating on the rrandale. The FX_IMON,FI_FYN[0], FI_FYN[], FI_LYN[0], FI_LYN[], and FI_INT signals on the rrandale side should be tied to N (through -k ±% resistors). P + N_00U_.V_M (V) (VTT) +_0V_VTT P9 + N_00U_.V_M _U_.V_M 00_XR +_0V_VTT R 0 P0 + N_00U_.V_M _U_.V_M 00_XR R 00 U_.V_M 00_XR R9 NV_ 00 +V_0_VTT_FI 9 _0U_.V_M 00_XR U_.V_M 00_XR U_.V_M 00_XR 9 _0U_.V_M 00_XR +V_0_VTT_PE_MI U_.V_M 00_XR 9 U_.V_M 00_XR U_.V_M 00_XR U T VX T9 VX T VX T VX R VX R9 VX R VX R VX P VX9 P9 VX0 P VX P VX N VX N9 VX N VX N VX M VX M9 VX M VX9 M VX0 L VX L9 VX L VX L VX K VX K9 VX K VX K VX J VX9 J9 VX0 J VX J VX H VX H9 VX H VX H VX J VTT_ J VTT_ H VTT_ K VTT_ J VTT_9 J VTT_0 J VTT_ H VTT_ VTT_ VTT_ VTT_ F VTT_ E VTT_ E VTT_ RPHI FI PE & MI POWER ENE LINE RPHI VIs R -.V RIL.V.V VX_ENE VX_ENE FX_VI[0] FX_VI[] FX_VI[] FX_VI[] FX_VI[] FX_VI[] FX_VI[] FX_VR_EN FX_PRLPVR FX_IMON VQ VQ VQ VQ VQ VQ VQ VQ VQ9 VQ0 VQ VQ VQ VQ VQ VQ VQ VQ VTT0_9 VTT0_0 VTT0_ VTT0_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VPLL VPLL VPLL R T M P N P M P N R T M J F E E Y W W U T T P N N L H P0 N0 L0 K0 J J0 J H H0 H9 L L M FX_PRLPVR FX_IMON U_0V_K 00_XR U_0V_K 00_XR +V_0_VTT_R 9 U_0V_K 00_XR 90 0U_.V_M 00_XR 0 U_.V_M 00_XR 9 U_0V_K 00_XR U_0V_K 00_XR 99 0U_.V_M 00_XR FX_V_ENE 0 FX_V_ENE 0 FX_VI0 0 FX_VI 0 FX_VI 0 FX_VI 0 FX_VI 0 FX_VI 0 FX_VI 0 FX_VR_EN 0 FX_IMON 0 +V_0_V_ 9 U_.V_M 00_XR 9 U_0V_K 00_XR VPLL_.V 9.U_0V_M 00_XR 0 U_0V_K 00_XR +_0V_VTT FX_IMON R U_0V_K 00_XR R 00 R0 N_0K_J 00 U_.V_M 00_XR R0 U_.V_M 00_XR (V) (VTT) +_0V_VTT NV_K_J 00 R0 00 U_.V_M 00_XR +_VRUN (VQ) + P N_00U_.V_M +_VU_PU. (VPLL) PU OKET_99P FOX_PZ99--0F FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision R (RPHI POWER) ize ocument Number Rev ustom W90 H&H ate: Thursday, May 0, 00 heet of

8 UH T0 V T V R V R V R V R V R V R0 V R V9 R V0 R V R9 V R V R V P0 V P V P V P0 V P V9 P V0 P V N V N V N V N0 V N V M9 V M V M V9 M0 V0 M V M V M V M V M V M V L V L V L V9 L0 V0 L V L V L9 V L V L V K9 V K V K V K0 V9 K V0 J V J V J0 V J V J V J V J V J V J V9 H V0 H V H V H V H V H0 V H9 V H V H V H V9 H0 V0 H V H V H9 V H V H V 0 V F V F V F V9 E V0 V V V V V V V V V V9 V90 V9 V9 V9 V9 V9 V9 V9 V9 V99 V00 V0 V0 V0 V0 V0 V0 V0 V0 V09 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V0 V V V V V V V V V9 V0 E E E E E0 E9 E E E E Y Y Y W W W W W W0 W9 W W W W V0 U U U T T T T T T0 T9 T T T T R0 P P P N N N N N N0 N9 N N N N M0 L L L9 L L L K K K0 UI K V K9 V K V K V J V J0 V J V J9 V H V9 H V0 H V H V H V H V H V H V H V H V H V9 H V0 H V V V 0 V 9 V V V F0 V F V9 F V90 F V9 F9 V9 F V9 E V9 E V9 E9 V9 E V9 E V9 E V99 E V00 E V0 E V0 E V0 E V0 V0 0 V0 V0 9 V0 V09 V0 V V 9 V V V V 0 V 9 V V9 V0 V V V V V V V V V9 9 V0 V V 9 V V NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF V_NTF T T R TP_MP_V_NTF TP_MP_V_NTF TP 0MIL TP0 0MIL PU OKET_99P FOX_PZ99--0F PU OKET_99P FOX_PZ99--0F FOXONN R (N) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev ustom W90 H&H ate: Thursday, May 0, 00 heet of

9 PI Express onfiguration elect F0 : ingle PE 0 : ifurcation enable 9 The VIL Voltage pecification for F[0] Pin is in Violation of the E Value by a Large mount The larksfield E Vol documents the F[:0] pins for PI Express Port ifurcation, the straps may not work correctly when using a pull down resistor of value other than 0 Ohms to drive a value of zero on the F[0] pin. When left floating a value of one is sensed and there is no impact in this case. F0 R N_.0K_F 00 0MIL TP09 0MIL TP 0MIL TP 0MIL TP0 0MIL TP 0MIL TP00 0MIL TP0 UE P RV L RV L RV L RV J RV 9 RV M RV L RV J RV9 H RV0 RV RV E RV E0 RV RV RV RV RV RV RV_NTF_ RV RV9 RV_NTF_0 RV_NTF_ RV_NTF_ RV_NTF_ J J H K L R J J P T T R TP TP0 0MIL 0MIL F PI Express tatic Lane Reversal F : Normal Operation 0 : Lane Numbers Reversed ->0, ->,... F R.0K_F 00 F0 F F F F isplay Port Presence F : isabled ; No Physical isplay Port attached to Embedded isplay Port 0 : Enable ; n external isplay Port device is connected to the Embedded isplay Port F F R N_.K_J 00 R9 N_.0K_F R V (P) can be left N is R implementation; E/ recommendation to N 0MIL TP 0MIL TP 0MIL TP 0MIL TP M0 M P L L0 M N9 M K K K J N0 N J J9 J0 K0 H F[0] F[] F[] F[] F[] F[] F[] F[] F[] F[9] F[0] F[] F[] F[] F[] F[] F[] F[] RV_TP_ REERVE RV RV RV RV RV9 RV0 RV RV RV RV_NTF_ RV_NTF_ RV_NTF_ RV_NTF_ RV RV_TP_9 RV_TP_0 KEY RV RV RV RV L L9 P0 P L T T P R T T P R R E F J H 0MIL TP R N_ 00 R N_ U9 T9 9 9 J9 J RV RV RV RV RV9 RV0 RV RV RV_NTF_ RV_NTF_ RV RV RV_NTF_ RV_NTF_9 RV_NTF_0 RV_NTF_ RV_TP_ RV_TP_ RV_TP_ RV_TP_9 RV_TP_0 RV_TP_ RV_TP_ RV_TP_ RV_TP_ RV_TP_ RV_TP_ RV_TP_ RV_TP_ RV_TP_9 RV_TP_0 RV_TP_ RV_TP_ RV_TP_ RV_TP_ RV_TP_ R R9 E V V N W W N E 9 V P PU OKET_99P FOX_PZ99--0F 00 PI Express Interface May Not Meet PI Express.0 Jitter pecifications Intel has determined that the workaround (.0K pull down to Vss on signal F[]) is not robust. Intel recommends not implementing this workaround at this time (F[] should not be pulled down). Intel recommends not to test for PI-E Express.0 Jitter specification compliance for the affected steppings. FOXONN R (REERVE) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev W90 H&H ate: Thursday, May 0, 00 heet 9 of

10 LITHIUM TT +EV RT RT RT R0 0_F 00 R9 0_F 00 N + attery Holder - +VRUN RTRT# VccRT T--F attery R0 TTERY HOLER_P FOX_00-0-F H_PKR TP tpc0b_0 PNONI_R-0L/N R9 N_0K_J 00 ~m R M_J 00 VRT +VLW U_.V_M 00_XR R9 R9 0K_J 00 0K_F 00 H_OK_RT# 9 U_.V_K 00_XR R 0K_J 00.KHZ_.P_0PPM EPON_M- tuff for No-reboot Low=efault High=No-reboot R90 JP OPEN_JUMP_OPEN JT_TK U_.V_M 00_XR P_0V_K_N 00_NPO Y VRT RT_KX mils RT_KX_R RT_KX R 00 0 P_0V_K_N RTRT# 00_NPO RTRT# 0MIL M_INTRUER# R9 0K_F 00 H_PKR H_OE_TIN0 TP0 0MIL TP 0MIL TP 0MIL TP 0MIL TP0 0MIL TP9 IH_ITLK IH_YN IH_REET# TP_H_IN IH_TO H_OK_EN# H_OK_RT# INTVRMEN H_PKR 0MIL TP R9 0M_J 00 JT_TK JT_TM JT_TI The traces inside this block should be wider. 0 9 P 0 0 F0 E F 9 H J0 M K K U9 RTX RTX RTRT# RTRT# INTRUER# INTVRMEN H_LK H_YN PKR H_RT# H_IN0 H_IN H_IN H_IN H_O RT IH H_OK_EN# / PIO H_OK_RT# / PIO JT_TK JT_TM JT_TI LP T FWH0 / L0 FWH / L FWH / L FWH / L FWH / LFRME# LRQ0# LRQ# / PIO ERIRQ T0RXN T0RXP T0TXN T0TXP TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP F 9 K K K K9 H H H9 H F F9 F F H H F F 9 LP_0 LP_ LP_ LP_ LP_FRME# LP_RQ#0 TP0 INT_ERIRQ 0MIL LP_0, LP_, LP_, LP_, LP_FRME#, LP_RQ#0 INT_ERIRQ, T_RXN0 T_RXP0 T_TXN0 T_TXP0 T_RXN T_RXP T_TXN T_TXP T_RXN T_RXP T_TXN T_TXP INT_ERIRQ T0P TP et +.0V_V_T R 0K_J 00 R90 0K_J 00 R9 0K_J 00 T H T O +VRUN [H_OK_EN#/PIO] Low (0) Flash escriptor ecurity will be overridden. lso, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High () ecurity measure defined in the Flash escriptor will be enabled FW_HW R EV R N_.K_J 00 +VRUN EXTERNL PI0 ROM INTERFE(FOR U9) R K_J 00 Q N00W R 00 H_OK_EN# R N_K_J 00 +VRUN R99 N_K_J 00 IH_YN IH_TO IH_REET# R _J 00 R _J 00 R _J 00 IH_ITLK R _J 00 9 P_0V_J 00_NPO 0 P_0V_J 00_NPO _J 00 H_OE_YN H_OE_TOUT H_OE_RT# H_OE_ITLK 0MIL TP 0MIL TP 0MIL TP9 JT_TO JT_RT# PI0_LK PI_ROM_0# PI0_MOI PI_MIO_L J J V Y Y V JT_TO JT_RT# PI_LK PI_0# PI_# PI_MOI PI_MIO Ibexpeak-M PI JT TIOMPO TIOMPI TLE# T0P / PIO TP / PIO9 F F T Y9 V V_T T0P TP R._F 00 T_LE# M_FLH0_EN +VRUN PI0_LK PI0_MOI PI0_MIO_R PI_ROM_0# M_FLH0_EN R_INERT0 +VRUN 0 9 N FOX_RF0-0-F FP_P PI0_MIO_R R _F 00 PI_MIO_L 0.U_V_Y 00_YV U9 PI ROM-0 +VRUN R_INERT0 PI_ROM_0# R 0K_J 00 R N_ 00 PI0_# U MHTT +VRUN R9.K_J 00 R N_K_J 00 PI0_# PI0_MIO_R WP#0 U9 # O/IO WP#/ N V HOL# LK I/IO0 FLH_OP-_MHZ MXL0MI- HOL0# PI0_LK PI0_MOI R K_J 00.U_0V_K U_0V_K 00_XR 00_XR K_J 00K_J 00K_J R99 R90 R9 PI0_MOI PI0_LK PI0_# FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision PH (H,JT,T) ize ocument Number Rev ustom W90 H&H ate: Thursday, May 0, 00 heet of 0

11 PH EEPROM/K/IMM +VLW PI-E Port Table Port Function Port WLN Port be LN Port N Port N Port N Port N Port N Port N WLN_RXN WLN_RXP WLN_TXN WLN_TXP 9 LN_RXN 9 LN_RXP 9 LN_TXN 9 LN_TXP 9 0.U_.V_K 00_XR 90 0.U_.V_K 00_XR 9 0.U_.V_K 00_XR 0 0.U_.V_K 00_XR TP 0MIL 0MIL TP TP 0MIL TP 0MIL 0MIL TP0 TP0 0MIL TP0 0MIL 0MIL TP0 TP 0MIL 0MIL TP TP 0MIL TP0 0MIL 0MIL TP9 TP 0MIL TP 0MIL 0MIL TP TP 0MIL 0MIL TP TP 0MIL TP 0MIL WLN_TXN_ WLN_TXP_ LN_TXN_ LN_TXP_ 0 J0 F9 H9 W U0 T0 U V E F H J W T U U V U9 PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PI-E* Mus ontroller Link MLERT# / PIO MLK MT ML0LERT# / PIO0 ML0LK ML0T MLLERT# / PIO MLLK / PIO MLT / PIO L_LK L_T L_RT# PE LKRQ# / PIO LKOUT_PE N LKOUT_PE P 9 H J M E0 T T T9 H WKE_I# M_LK_R M_T_R PIO0 ML0_LK ML0_T LP_PI_INTR# M_THRM_LK M_THRM_T PE_LKREQ# LK_PE# LK_PE WKE_I# M_THRM_LK, M_THRM_T, R R99 RP9 0 00_PR _ NV_0K_J E/Thermal ensor/pu PIE_REFLK# PIE_REFLK PE_LKREQ# PU_LKREQ# PIO0 WKE_I# LP_PI_INTR# ML0_LK ML0_T M_LK_R M_T_R R9 0K_J 00 R9 0K_J 00 R90 0K_J 00 R90.K_J 00 R90.K_J 00 R9.K_J 00 +VRUN R9.K_J 00 M_LK_R 9,0, M_T_R 9,0, +VU +VLW +VRUN +VRUN R9 0K_J 00 R N_0K_J WLN_LKREQ# 00 R9 0K_J 00 R 0K_J 00 WLN_LKREQ# PIELKRQ# PIELKRQ# LK_PIE_WLN# LK_PIE_WLN 0MIL TP 0MIL TP0 0MIL TP9 0MIL TP RP9 0 00_PR R_PIE_WLN# R_PIE_WLN WLN_LKREQ# 0MIL TP 0MIL TP PIELKRQ# 0MIL TP9 0MIL TP9 PIELKRQ# J J K K P9 M M U M M N PERN PERP PETN PETP LKOUT_PIE0N LKOUT_PIE0P PIELKRQ0# / PIO LKOUT_PIEN LKOUT_PIEP PIELKRQ# / PIO LKOUT_PIEN LKOUT_PIEP PIELKRQ# / PIO0 From LK UFFER PE LKOUT_MI_N LKOUT_MI_P LKOUT_P_N / LKOUT_LK_N LKOUT_P_P / LKOUT_LK_P LKIN_MI_N LKIN_MI_P LKIN_LK_N LKIN_LK_P LKIN_OT_9N LKIN_OT_9P LKIN_T_N / K_N LKIN_T_P / K_P N N T T W P P F E H H LK_EXP_N LK_EXP_P LK_MI_PH# 9 LK_MI_PH 9 LK_PH_LK# 9 LK_PH_LK 9 REFLK# 9 REFLK 9 LK_PIE_T# 9 LK_PIE_T 9 +VLW R 0K_J 00 LK_REQ_LN# LK_REQ_LN# 9 0MIL TP 0MIL TP PIELKRQ# H H LKOUT_PIEN LKOUT_PIEP PIELKRQ# / PIO REFLKIN LKIN_PILOOPK P J REF_M_PH 9 LK_PI_F +VLW +VLW R9 0K_J 00 R0 0K_J 00 PIELKRQ# PIELKRQ# 9 LK_PIE_LN# 9 LK_PIE_LN RP 0 0MIL TP9 0MIL TP PIELKRQ# R_LK_PIE_LN# R_LK_PIE_LN M M M9 J0 J LKOUT_PIEN LKOUT_PIEP PIELKRQ# / PIO LKOUT_PIEN LKOUT_PIEP XTL_IN XTL_OUT XLK_ROMP LKOUTFLEX0 / PIO H H F T XTL_IN XTL_OUT XLK_ROMP LKOUTFLEX0 R 90.9_F 00 +_0VRUN_V TP09 0MIL +VLW 00_PR R 0K_J 00 LK_REQ_LN# 0MIL TP0 0MIL TP0 PE LKREQ# H K K P PIELKRQ# / PIO LKOUT_PE N LKOUT_PE P PE LKRQ# / PIO Ibexpeak-M lock Flex LKOUTFLEX / PIO LKOUTFLEX / PIO LKOUTFLEX / PIO +VRUN P T N0 LKOUTFLEX LKOUTFLEX LKOUTFLEX TP0 TP TP9 0MIL 0MIL 0MIL XTL_IN R NV_ 00 XTL_OUT R _M_J 00 _MHZ_0P_0PPM ITTI_L Y M_LK_R M_T_R U V WP L 0 V EEPROM_OP-_x HTL0 Mus ddress: EH 0.U_V_Y 00_YV alpella Platform esign uide - ddendum / Update Rev.. (oc #0).). XTL_IN should be pulled to N via a 0ohm by default. This pull-down resistor on XTL_IN should only be un-stuffed when MHz crystal is used. FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision PH (PI-E,MU,LK) ize ocument Number Rev ustom R _ 00 W90 H&H _P_0V_K 00_NPO 9 _P_0V_J 00_NPO Thursday, May 0, 00 ate: heet of

12 For isable rrandale raphic In addition, FI_RXN_[:0] and FI_RXP_[:0] can be left floating on the PH. FI_TX[:0] and FI_TX#[:0] can be left floating on the rrandale. The FX_IMON,FI_FYN[0], FI_FYN[], FI_LYN[0], FI_LYN[], and FI_INT signals on the rrandale side should be tied to N (through -k ±% resistors). +.0V_V_EXP MI_RXN0 MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP0 MI_RXP MI_RXP MI_RXP MI_RXP MI_RXP MI_RXP MI_TXN0 MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP0 MI_TXP MI_TXP MI_TXP MI_TXP MI_TXP MI_TXP R 9.9_F 00 MI_OMP J W0 J0 0 0 E F 0 E H 0 H F U9 MI0RXN MIRXN MIRXN MIRXN MI0RXP MIRXP MIRXP MIRXP MI0TXN MITXN MITXN MITXN MI0TXP MITXP MITXP MITXP MI_ZOMP MI_IROMP MI FI FI_RXN0 FI_RXN FI_RXN FI_RXN FI_RXN FI_RXN FI_RXN FI_RXN FI_RXP0 FI_RXP FI_RXP FI_RXP FI_RXP FI_RXP FI_RXP FI_RXP FI_INT FI_FYN0 FI_FYN FI_LYN0 FI_LYN H J E F W J F H J FI_TXN0_R FI_TXN_R FI_TXN_R FI_TXN_R FI_TXN_R FI_TXN_R FI_TXN_R FI_TXN_R FI_TXP0_R FI_TXP_R FI_TXP_R FI_TXP_R FI_TXP_R FI_TXP_R FI_TXP_R FI_TXP_R FI_INT_R FI_FYN0_R FI_FYN_R FI_LYN0_R FI_LYN_R R90 _ 00 R9 _ 00 R9 _ 00 R00 _ 00 R0 _ 00 R0 _ 00 R0 _ 00 R0 _ 00 R0 _ 00 R0 _ 00 R0 _ 00 R09 _ 00 R0 _ 00 R _ 00 R _ 00 R _ 00 R _ 00 R _ 00 R _ 00 R _ 00 R _ 00 FI_TXN0 FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXN FI_TXP0 FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_TXP FI_INT FI_FYN0 FI_FYN FI_LYN0 FI_LYN R0 00,,,, +VRUN RUN_PWR R9 N_0K_J 00 _RT# PIE_WKE#_F _RT# T J Y_REET# WKE# PIE_WKE#,9, IMVP_PWR PM_RM_PWR PM_RMRT# U_PWR_K PWRTN# MPWROK_R R9 N_ 00 LN_RT# R9 00 _Present R9 U_PWR_K PWRTN#.K_J R9 00 Y_PWROK.K_J R9 00 R9 N_ 00 N_ R9 00 PM_RMRT#_R PM_TLOW# PM_RI# PWROK _Present_R M R90 N_ 00 LN_RT# 0 R9 0K_J 00.K_J 00 P P F Y_PWROK MPWROK_RK MEPWROK 9 M PWROK LN_RT# RMPWROK RMRT# U_PWR_K / PIO0 PWRTN# PREENT / PIO TLOW# / PIO RI# Ibexpeak-M ystem Power Management LKRUN# / PIO U_TT# / PIO ULK / PIO LP_# / PIO LP_# LP_# LP_M# TP PMYNH LP_LN# Y P F E H P K N J0 F PM_LKRUN# PM_U_TT# PM TTE# PM_LP_# PM_LP_# PM_LP_# PM_LP_ME# PM_LP_W# H_PM_YN PM_LP_LN# PM_LKRUN#, PM_U_TT# TP0 0MIL PM_LP_# PM_LP_# PM_LP_# PM_LP_ME# TP 0MIL H_PM_YN TP 0MIL, U_PWR _RT# E PM_LKRUN# Q N_TEU R9.K_J 00 R9.K_J 00 PIE_WKE# PM_RI# R9 0K_J R90 0K_J PM_LP_LN# R9 N_0K_J 00 PM_TLOW# R9.K_J 00 U_PWR_K R90.K_J 00 _Present_R R9 0K_J 00 _RT# R9 N_.K_J 00 +VRUN +VLW Y_PWROK PM_LP_ME# TP 0MIL PM_RMRT# PWROK R9 0K_J 00 R 0K_J 00 0W PM_RMRT#_R 0W 9 PWROK 0W LW_PWR, FOXONN PH (MI,FI,PIO) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev W90 H&H ate: Thursday, May 0, 00 heet of

13 +VRUN _.K_J R 00 M_LV LK _.K_J R09 00 M_LV T U9 M_INV_EN M_LV_EN T T L_KLTEN L_V_EN VO_TVLKINN VO_TVLKINP J TP TP 0MIL 0MIL _0_F R 00 R _0_F 00 _0_F R 00 M_LUE M_REEN M_RE Place resistor close to PH (U9). +VRUN R9 PH_O_LKIN- PH_O_LKIN+ PH_O_RXIN0- PH_O_RXIN- PH_O_RXIN- PH_O_RXIN0+ PH_O_RXIN+ PH_O_RXIN+ M_LK M_T M_HYN M_VYN M_RJ M_LV LK M_LV T R _0K_J 00 R9 _0K_J 00 _.K_F 00 R _ 00 R _ 00 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP9 0MIL TP 0MIL TP M_LUE M_REEN M_RE 0MIL TP 0MIL TP L_TRL_LK L_TRL_T V LV_I LV_V LV_VREFH LV_VREFL M_LUE M_REEN M_RE R J 00 M_HYN_R R J 00 M_VYN_R K_J R 00 RT_IREF Y Y P9 P T T V V Y V 0 Y9 V P P Y T9 U T Y T U0 T V V Y Y L_KLTTL L LK L T L_TRL_LK L_TRL_T LV_I LV_V LV_VREFH LV_VREFL LV_LK# LV_LK LV_T#0 LV_T# LV_T# LV_T# LV P_HP P_N P_P P_N P_P P_0N P_0P P_N P_P TP9 TP TP TP TP TP TP9 TP9 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL R _ 00 P_P P_N P_P P_N P_P P_N P_0P P_0N HMI_TRL_LK HMI_TRL_T TM HP# _0.U_0V_K 00_XR 9 _0.U_0V_K 00_XR 90 _0.U_0V_K 00_XR _0.U_0V_K 00_XR _0.U_0V_K 00_XR _0.U_0V_K 00_XR _0.U_0V_K 00_XR TM LK TM LK# TM T TM T# TM T TM T# TM T0 TM T0# alpella Platform esign uide - ddendum / Update Rev.. (oc #0).). +VRUN LV_T0 LV_T LV_T LV_T LV_LK# LV_LK LV_T#0 LV_T# LV_T# LV_T# LV_T0 LV_T LV_T LV_T RT_LUE RT_REEN RT_RE RT LK RT T RT_HYN RT_VYN _IREF RT_IRTN RT igital isplay Interface VO_TLLN VO_TLLP VO_INTN VO_INTP VO_TRLLK VO_TRLT P_UXN P_UXP P_HP P_0N P_0P P_N P_P P_N P_P P_N P_P P_TRLLK P_TRLT P_UXN P_UXP P_HP P_0N P_0P P_N P_P P_N P_P P_N P_P P_TRLLK P_TRLT P_UXN P_UXP P_HP P_0N P_0P P_N P_P P_N P_P P_N P_P J F H T T J U J 0 0 W Y9 9 E V0 E0 0 F H U0 U T J0 0 J F H E _0.U_0V_K 00_XR Ibexpeak-M TM HP# R9 _ 00 NV_HMI_ET_,9,, _LT R0 Q9 _00K_J 00 FOXONN PH (LV,I) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev ustom W90 H&H ate: Thursday, May 0, 00 heet of

14 +VRUN +VRUN +VRUN +VRUN RP.K 00_PR RP.K 00_PR.K 00_PR +VRUN RP PI_REQ# INT_PIRQ# INT_PIRQH# PI_TRY# PI_IRY# PI_FRME# PI_TOP# PI_REQ# PI_REQ# INT_PIRQF# INT_PIRQ# PI_REQ#0 RP PI_PERR# PI_EVEL# PI_ERR# PI_LOK# 0,,,9 +VRUN N_0K_J R 00 R N_0K_J 00 PLT_RT# PLK_JI LK_KPI LK_PI_F.K 00_PR RP INT_PIRQ# INT_PIRQE# INT_PIRQ# INT_PIRQ#.K 00_PR PI_NT# R N_.K_J 00 0MIL TP 0MIL TP9 INT_PIRQ# INT_PIRQ# INT_PIRQ# INT_PIRQ# PI_REQ#0 PI_REQ# PI_REQ# PI_REQ# PI_NT#0 PI_NT# 0MIL PI_NT# TP PI_NT# 0MIL TP0 0MIL TP R _J 00 0MIL TP 0MIL TP 0MIL TP 0MIL TP9 0MIL TP 0MIL TP99 0MIL TP0 0MIL TP00 0MIL TP0 0MIL TP9 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP9 0MIL TP 0MIL TP0 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP0 0MIL TP9 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP 0MIL TP INT_PIRQE# INT_PIRQF# INT_PIRQ# INT_PIRQH# PI_RT# PI_ERR# PI_PERR# PI_LOK# PI_TOP# PI_TRY# PME#_IH PLT_RT# H0 N J 0 E H E0 0 M M F M0 M J K F0 K M J K L F J0 F M H J0 H H F M F K F H K K E E0 PI_IRY# 0MIL PI_PR TP H PI_EVEL# F PI_FRME# 0MIL TP R _J 00 R _J 00 9 M LK_PI_JI N P LK_PI_K P P LK_PI_F_R P U9E /E0# /E# /E# /E# PIRQ# PIRQ# PIRQ# PIRQ# REQ0# REQ# / PIO0 REQ# / PIO REQ# / PIO NT0# NT# / PIO NT# / PIO NT# / PIO PIRQE# / PIO PIRQF# / PIO PIRQ# / PIO PIRQH# / PIO PIRT# ERR# PERR# IRY# PR EVEL# FRME# PLOK# TOP# TRY# PME# PLTRT# LKOUT_PI0 LKOUT_PI LKOUT_PI LKOUT_PI LKOUT_PI PI NVRM U Y9 NV_E#0 NV_E# P NV_E# NV_E# V9 NV_Q0 NV_Q P NV_Q0 / NV_IO0 P NV_Q / NV_IO T NV_Q / NV_IO T9 NV_Q / NV_IO NV_Q / NV_IO V NV_Q / NV_IO NV_Q / NV_IO NV_Q / NV_IO E NV_Q / NV_IO NV_Q9 / NV_IO9 NV_Q0 / NV_IO0 NV_Q / NV_IO NV_Q / NV_IO J NV_Q / NV_IO J NV_Q / NV_IO NV_Q / NV_IO NV_LE Y NV_LE NV_ROMP NV_R# U V Y NV_WR#0_RE# Y NV_WR#_RE# V NV_WE#_K0 F NV_WE#_K UP0N H J UP0P UPN UPP UPN N0 P0 UPP UPN J0 L0 UPP UPN F0 0 UPP UPN 0 0 UPP UPN M N UPP UPN UPP UPN H J UPP UP9N E F UP9P UP0N UP0P UPN H UPP UPN L M UPP UPN UPP URI# URI N O0# / PIO9 J O# / PIO0 F O# / PIO L O# / PIO E O# / PIO O# / PIO9 F O# / PIO0 T O# / PIO NV_LE NV_LE NV_ROMP U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP R0 URI U_O#0 U_O# U_O# U_O# U_O# U_O# IO_RII# U_O#._F 00 U_PN0 U_PP0 U_PN U_PP U_PN U_PP U_PN U_PP TP0 0MIL TP 0MIL U_PN U_PP TP99 0MIL TP0 0MIL TP 0MIL TP9 0MIL U_PN U_PP U_PN9 U_PP9 U_PN0 U_PP0 TP09 0MIL TP09 0MIL TP0 0MIL TP9 0MIL TP 0MIL TP 0MIL R N_._F 00 MI Termination Voltage et to Vss when LOW NV_LE et to Vcc when HIH NV_LE NV_LE anbury Technology isabled when Low Enabled when High U PORT PORT-0 PORT- PORT- PORT- PORT- PORT- PORT- PORT- PORT- PORT-9 R R PORT-0 PORT- PORT- PORT- N_K_J N_K_J Function et +VPNN External Port- External Port- luetooth N amera N N ardreader WLN External Port- N N N Reserve for IO Reset Place close to IMM door +VRUN Ibexpeak-M uffer to reduce loading on PLT_RT#. PLT_RT# U0 N_H0W R 00 9 N_0.U_.V_K 00_XR UF_PLT_RT# R N_00K_J 00 UF_PLT_RT#,, +VLW RP U_O# U_O# U_O# IO_RII# 9 0 0K 0_0PR U_O# U_O# U_O# U_O#0 +VLW In case of IO flash failed, the system may not boot O. Our IO will implement a feature, when short the pad, IO will perform crisis recovery. If possible, please put the pad near the IMM door, then end-user will be easily to recover their IO. IO_RII# FOXONN PH (PI,U,NVRM) HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev W90 H&H P open ate: Thursday, May 0, 00 heet of

15 +VLW R9 K_J 00 PH_PIO R9 0K_J 00 PH_PIO R9 0K_J 00 PH_PIO R9 0K_J 00 RT_TE R9 0K_J 00 PH_PIO U9F +VRUN R9 N_0K_J 00 R9 0K_J 00 R9 0K_J 00 R9 0K_J 00 R9 R9 0K_J 00 R N_0K_J 00 R 0K_J 00 R9 0K_J 00 R9 0K_J 00 R9 R9 0K_J 00 R9 0K_J 00 R9 0K_J 00 N_0K_J 00 N_0K_J 00 R 0K_J 00 PH_PIO PH_PIO PH_PIO PH_PIO0 EXTMI# H_RIN# TLKREQ# H_0TE PH_PIO PH_PIO INV_EN M_FLH0_EN PH_PIO PH_PIO TLKREQ# RUNTIME_I# EXTMI# I_LP_PI# 0W 0 M_FLH0_EN INV_EN RT_TE RIT_TEMP_REP# PH_PIO0 Y EXTMI# I_LP_PI# RUNTIME_I#_ J PH_PIO F0 PH_PIO K9 PH_PIO T PH_PIO PH_PIO F M_FLH0_EN Y PH_PIO H0 PH_PIO PH_PIO V M TLKREQ# LI0 V LI PH_PIO PH_PIO9 PH_PIO V P H RT_TE F PH_PIO RIT_TEMP_REP# PH_PIO F MUY# / PIO0 TH / PIO TH / PIO TH / PIO PIO MEM_LE / PIO PIO PIO PIO TP_PI# / PIO TLKREQ# / PIO TP / PIO TP / PIO LO / PIO TOUT0 / PIO9 PIELKRQ# / PIO PIELKRQ# / PIO TOUT / PIO TP / PIO9 PIO MI LN_PHY_PWR_TRL / PIO 0TE PIO TP / PIO TH0 / PIO LOK / PIO PU LKOUT_PIEN LKOUT_PIEP LKOUT_PIEN LKOUT_PIEP LKOUT_LK0_N / LKOUT_PIEN LKOUT_LK0_P / LKOUT_PIEP PEI RIN# PROPWR THRMTRIP# TP TP TP TP TP TP TP TP TP9 H H F F U M M 0 T E0 0 W Y Y V V F M PH_THRMTRIP# TP9 TP9 TP9 TP9 TP0 TP99 TP0 TP00 TP0 H_0TE LK_PH_PU_LK# LK_PH_PU_LK H_PEI H_RIN# H_PUPWR R9 _J 00 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL +_0V_VTT R9 _J 00 R0 N_ 00 PM_THRMTRIP#,, TP0 N TP0 0MIL +VRUN +VRUN R00 0K_J 00 R00 0K_J 00 R00 0K_J 00 R9 0K_J 00 R 0K_J 00 R9 0K_J 00 R9 0K_J 00 R9 0K_J 00 I_LP_PI# RUNTIME_I#_ RIT_TEMP_REP# PH_PIO PH_PIO9 PH_PIO LI LI0 V_NTF_ 9 V_NTF_ V_NTF_ 0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_9 V_NTF_0 E V_NTF_ E V_NTF_ F V_NTF_ F V_NTF_ H V_NTF_ H V_NTF_ H V_NTF_ H V_NTF_ J V_NTF_9 J V_NTF_0 J V_NTF_ J9 V_NTF_ J V_NTF_ J0 V_NTF_ J V_NTF_ J V_NTF_ V_NTF_ V_NTF_ V_NTF_9 E V_NTF_0 E V_NTF_ Ibexpeak-M NTF RV TP TP TP TP TP TP TP TP TP9 N_ N_ N_ N_ N_ INIT_V# TP J K K M N M0 N0 H T9 P 0 TP0 TP0 TP0 TP0 TP09 TP0 TP TP TP TP0 TP9 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL 0MIL FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision PH (PIO,V_NTF,RV) ize ocument Number Rev W90 H&H ate: Thursday, May 0, 00 heet of

16 efault is use Internal VRM For isable rrandale raphic PIO floating as Internal VRM and there is no need external supply +_0V_VTT +.0V_V_LK L +_0V_VTT +_0V_VTT. R 00.0 (VIO) 0m For RF Noise R 00 N_P_0V_J 00_NPO +_0V_VTT +_0V_VTT U_.V_M_ 00_XR m N_0UH_00 EL0-00K +VRTEXT 0.U_0V_K 00_XR For RF Noise R0 N_ 00 N_P_0V_J 00_NPO R0 00 U_.V_M_ 00_XR +_0VRUN_V m m m U_.V_K 00_XR +VRUN.U_.V_K 00_XR 9 N_0U_.V_Y 00_YV R 00 VRT VME 0.U_0V_K 00_XR VLN TP_PH_VW 9m m 9m +VLW 0.U_0V_K 00_XR 0.U_0V_K 00_XR V_PU_IO 9 N_U_.V_K 00_XR U_.V_K 00_XR 9 0.U_0V_K 00_XR 0.U_0V_K 00_XR N_U_.V_K 00_XR U_.V_K 00_XR U_.V_K 00_XR 0.U_0V_K 00_XR +_0V_V_V_RUN U +_0VRUN_PLL +_0VRUN_PLL U_.V_K 00_XR 0.U_0V_K 00_XR 9 0.U_0V_K 00_XR 0.U_0V_K 00_XR P P F F Y0 9 F F F V9 V V Y9 Y Y V9 H J H F H F V Y P U9 U0 U V V Y T U U9J VLK[] VLK[] VLN[] VLN[] PUYP VME[] VME[] VME[] VME[] VME[] VME[] VME[] VME[] VME[9] VME[0] VME[] VME[] PRT VVRM[] VPLL[] VPLL[] VPLL[] VPLL[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] PT PU VU_[9] VU_[0] VU_[] VU_[] V_[] V_[] V_[] V_PU_IO[] V_PU_IO[] VRT Ibexpeak-M POWER lock and Miscellaneous RT PU PI/PIO/LP T PI/PIO/LP U H VIO[] VIO[] VIO[] VIO[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[9] VU_[0] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[9] VU_[0] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VU_[] VIO[] VREF_U VREF V_[] V_[9] V_[0] V_[] V_[] V_[] V_[] VTPLL[] VTPLL[] VIO[9] VVRM[] VIO[0] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[9] VIO[0] VME[] VME[] VME[] VME[] VUH V V Y Y V U U U P P N N M M L L J J H H F F E E U V F K9 J L M N P U K K H T0 H9 0 F 9 F0 F9 H0 9 0 Y Y L0 +_0V_VTT +VLW +VLW +_0V_VTT (VIO) +_0V_VTT +_0VRUN_PLL L U_.V_K 00_XR 0UH_00 EL0-00K U_.V_K m 0.U_0V_K 00_XR m 0.U_0V_K 00_XR (VIO) m +VRUN +VRUN 0.U_0V_K 00_XR m 0.U_0V_K 00_XR 0UH_00 EL0-00K +VLW. +_0V_VTT R9 00 R9 00 R9 00 +VUH R9 00 m m +_0V_VTT L9 m +.0V_VPLL N_0UH_00 9 EL0-00K N_0U_.V_Y N_U_.V_K +_0V_VTT 00_YV 00_XR +.0V_V_T R +_0V_V_V_RUN 00 U_.V_K +VPLLVRM R 00_XR 00 0W R 00_F 00 U_0V_K 00_XR U_.V_K 00_XR +_0VRUN_PLL L +VLW +VRUN 9 U_0V_K 00_XR +VLW R 00 (VIO) 00_XR 9 U_.V_K 00_XR 0W R 00_F 00 +VRUN +VRUN FOXONN PH (POWER) / W90 H&H For EMI HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev ustom m R N_ 00 R N_ 00 R N_ 00 N_0P_0V_K 00_XR N_0P_0V_K 00_XR N_0P_0V_K 00_XR Thursday, May 0, 00 ate: heet of

17 +V_ 0m +VRUN +_0V_VTT +_0V_VTT +_0V_VTT.0 (VIO) efault is use Internal VRM +_0V_VTT For isable rrandale raphic PIO floating as Internal VRM and there is no need external supply.0 (VIO) R9 0 +_0V_VTT +VFIPLL +_0V_V_V_RUN L m For RF Noise 9 N_P_0V_J 00_NPO For RF Noise 90 0U_.V_M 00_XR T efault is use Internal VRM N_UH_00 EFL0-R0M R N_P_0V_J 00_NPO L U_.V_K 00_XR 9 N_0U_.V_M 00_XR T N_UH_00 EFL0-R0M R 00m U_.V_K 00_XR. 9 0U_.V_M 00_XR +.0V_VPLL_EXP U_.V_K 00_XR +VRUN +.0V_V_EXP m 0.U_0V_K 00_XR R 00 +_0V_VTT U_.V_K 00_XR 99 N_0U_.V_M 00_XR U_.V_K 00_XR F F F0 F H H H0 H J0 J K J N0 N N N N N J J T T U U V V W W E E H N0 N N T J M U9 VORE[] VORE[] VORE[] VORE[] VORE[] VORE[] VORE[] VORE[] VORE[9] VORE[0] VORE[] VORE[] VORE[] VORE[] VORE[] VIO[] VPLLEXP VIO[] VIO[] VIO[] VIO[] VIO[9] VIO[0] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[9] VIO[0] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[] VIO[9] VIO[0] VIO[] VIO[] VIO[] VIO[] VIO[] V_[] VVRM[] VFIPLL VIO[] POWER V ORE PI E* FI RT LV HVMO MI NN / PI V[] V[] V_[] V_[] VLV V_LV VTX_LV[] VTX_LV[] VTX_LV[] VTX_LV[] V_[] V_[] V_[] VVRM[] VMI[] VMI[] VPNN[] VPNN[] VPNN[] VPNN[] VPNN[] VPNN[] VPNN[] VPNN[] VPNN[9] VME_[] VME_[] VME_[] VME_[] E0 E F F H H9 P P T T T T U M K K0 K9 K K M M M M M9 P P9 _ R 00 0.U_0V_K 00_XR +VVRM R 00 0.U_0V_K 00_XR VME_ 0.0U_0V_K 00_XR +VRUN +VPNN 0 _0.0U_0V_K 00_XR m U_.V_K 00_XR 9 0.U_0V_K 00_XR +V_LV R9 NV_ 00 +VTX_LV +_0V_V_V_RUN +_0V_V_V_RUN +_0V_VTT +VMI R U_.V_M 00_XR _ R0 00 _0.0U_0V_K 00_XR 00m R 00 +VRUN +_0V_VTT +VRUN R N_ +_VRUN 00 R 00 R0 N_ 00 m 0.0 m _U_.V_M_ 00_XR m +VRUN L R99 NV_ 00 0R-00MHZ_00 TI00U VLV, VTX_LV to N V_LV N For disable LV L9 +_VRUN _0.09UH_00 WF0F-90NM R N_ 00 R N_ 00 R 00 0m +_VU_PU +_VRUN For isable rrandale raphic PIO floating as Internal VRM and there is no need external supply Ibexpeak-M 0.U_0V_K 00_XR FOXONN PH (POWER) / HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev W90 H&H ate: Thursday, May 0, 00 heet of

18 ize ocument Number Rev ate: heet of HON HI Precision Ind. o., Ltd. P - R& ivision FOXONN W90 H&H PH (V) Thursday, May 0, 00 ize ocument Number Rev ate: heet of HON HI Precision Ind. o., Ltd. P - R& ivision FOXONN W90 H&H PH (V) Thursday, May 0, 00 ize ocument Number Rev ate: heet of HON HI Precision Ind. o., Ltd. P - R& ivision FOXONN W90 H&H PH (V) Thursday, May 0, 00 U9H Ibexpeak-M U9H Ibexpeak-M V[] 9 V[] 0 V[] V[] V[] V[] V[] 0 V[9] V[0] V[] V[] V[] V[] 0 V[] V[] V[] 9 V[] V[9] V[0] V[] V[] V[] V[] V[] V[] V[] V[] 0 V[9] V[0] V[] V[] V[] V[] 9 V[] V[] E V[] E V[9] F V[] F V[] P V[] F V[] F V[] F9 V[9] F V[0] F V[] V[] V[] H V[] H V[] H V[] H V[] H V[9] H V[0] H V[] H V[] J9 V[] J V[] J0 V[] J V[] J V[] J V[] J V[9] J V[0] J V[] T V[] J V[] K V[] K V[] K V[] K V[9] K V[0] K0 V[] K V[] K V[] K V[] K V[] K V[] K V[] K V[] K9 V[9] K V[90] K V[9] L V[9] L V[9] M V[9] M0 V[9] M V[9] M V[99] M V[00] M V[0] M0 V[0] M V[0] M V[0] M V[0] M V[0] M V[0] M9 V[09] M V[0] U0 V[] M V[] V V[] M9 V[] M V[] 0 V[] N V[] N0 V[9] N V[0] P V[] P V[] P V[] P9 V[] P V[] P V[] R V[] R V[] T V[] T V[] T V[] T V[] T V[] T V[] V V[] V V[] V0 V[9] V V[0] V0 V[] V V[] V V[] V V[] V V[] V9 V[] V V[] V V[] W V[9] W V[0] W V[] F9 V[] W V[] W V[] W0 V[] W V[] Y V[] Y V[] Y V[0] Y V[] U V[] N V[] 0 V[0] V[] V V[] U V[] M9 V[] M V[] N9 V[] H9 V[9] V[0] H V[0] V[9] V[9] U9I Ibexpeak-M U9I Ibexpeak-M V[9] Y V[0] V[] V[] 9 V[] V[] V[] V[] 9 V[] V[] V[9] V[0] V[] V[] V[] 0 V[] V[] 0 V[] V[] V[] V[9] 9 V[0] V[] 0 V[] V[] V[] V[] V[] V[] V[] 0 V[9] V[90] V[9] H9 V[9] V[9] 9 V[9] V[9] E V[9] E V[9] E0 V[9] E V[99] E0 V[00] E V[0] E V[0] E V[0] E V[0] E V[0] E0 V[0] E V[0] E V[0] F V[09] F9 V[0] F V[] V[] V[] V[] 0 V[] H V[] H V[] H9 V[] H V[9] H V[0] H V[] H9 V[] H V[] H V[] H V[] V[] 0 V[] V[] E V[9] E V[0] E0 V[] E V[] E0 V[] E V[] E V[] E V[] E V[] E V[] K V[] K V[] L V[] L V[] L V[9] L V[0] L V[] L V[] L0 V[] L V[] M V[] M V[] M0 V[] N V[] M V[9] M V[0] M V[] M V[] M9 V[] M V[] M V[] N V[] P V[] P V[9] P0 V[90] P V[9] P V[9] P V[9] P V[9] P V[9] R V[9] R V[9] T V[9] T V[99] T V[00] T9 V[0] T V[0] T V[0] U0 V[0] U V[0] U V[0] U V[0] P V[0] V V[09] P V[0] V9 V[] V0 V[] V V[] V0 V[] V V[] V V[] V V[] E V[9] E V[0] F9 V[] F V[] 0 V[] V[] V[] V[] V[] V[] V[9] 0 V[0] V[] V[] V V[] V V[9] V V[0] V V[] V V[] V V[] V9 V[] V V[] V V[] V V[] W V[] W V[9] Y V[0] Y V[] Y V[] Y9 V[] Y V[] Y V[] Y0 V[] Y V[] Y V[] Y V[9] Y V[0] Y V[] Y V[] Y V[] Y V[] P9 V[] P V[] V[] F9 V[] H V[] H0 V[] H0 V[] H V[] H V[] H V[] T V[] V[] T V[9] V[0] Y V[] T V[] M V[] T V[] M V[] K V[] K9 V[] V V[] K V[] K V[9] H9 V[0] H V[] J

19 m m +VRUN L +V_LK +_0V_VTT L V_LK_IO 0R-00MHZ_00 EM000HR 0U_.V_M 00_XR 0 0.U_.V_K 00_XR 0.U_.V_K 00_XR 0.U_.V_K 00_XR 0 0.U_.V_K 00_XR 90 0.U_.V_K 00_XR 0R-00MHZ_00 EM000HR 9 0U_.V_M 00_XR 0.U_.V_K 0.U_.V_K 00_XR 00_XR 9 0.U_.V_K 00_XR 00 R _F 00 R 0K_JPU_EL M_LK_R,0, M_T_R,0, REF_M_PH R 00 U_XTLOUT U_XTLIN R0 Y N_0M_J ITTI_L MHZ_0P_0PPM U_XTLIN MU ddress:h REF0 U_XTLOUT LK_PWR +V_LK P_0V_J 00_NPO P_0V_J 00_NPO REFLK REFLK# LK_RREER_M 0 RP9 00_PR OT9_OR_R0 OT9#_OR_R0# +V_LK R_REFLK_OR_M R_REFLK#_OR_M_ R _J 00 U_M THERMLP V_U_ V_M OT_9 OT_9# V_ MHZ MHZ_ U_ L REF_0/PU_EL 0 V_REF 9 XTL_IN XTL_OUT V_REF KPWR/P# V_M T T# V_R R_ R_# V_R_IO PU_TOP# U V_PU PU_0 PU_0# V_PU 0 PU_ 9 PU_# V_PU_IO V_R LK_PU_LK LK_PU_LK# LK_PH_LK_R LK_PH_LK#_R 0 RP9 00_PR LK_PU_LK LK_PU_LK# LK_PH_LK LK_PH_LK# 9 0 LPV V_LK_IO +VLW 9 0.U_V_Y 00_YV LK_PIE_T LK_PIE_T# LK_MI_PH LK_MI_PH# RP 0 00_PR LK_PIE_T_R LK_PIE_T#_R LK_MI_PH_R LK_MI_PH#_R TP_PU# +VRUN R 00K_J 00 LK_PWR N V N U0 HW LK_EN# RP 0 00_PR Frequency elect Pin (F) 00 R9 0K_J TP_PU# F PU Power On R T OT9 MHz REF ardreader +_0V_VTT 0 MHz 00MHz efault 00MHz 00MHz 9MHz MHz.MHz MHz PU_EL R0 N_K_J 00 H:00 MHz L: MHz R_REFLK#_OR_M_ R_REFLK_OR_M N J R9 R9 NV J R_XTLIN 9 R_NV_XTLIN 9 R // R_XTLIN be onnect a stable clock source (from clock gen MHz) to PIO_TK. FOXONN LOK EN W90 H&H HON HI Precision Ind. o., Ltd. P - R& ivision ize ocument Number Rev ate: Thursday, May 0, 00 heet 9 of

20 M [:0] M 0 M M M_#0 M_# M_LK_R0 M_LK_R#0 M_LK_R M_LK_R# M_KE0 M_KE M # M R# R M WE# 0K_J 00 R 0K_J 00,9, M_LK_R,9, M_T_R M_OT0 M_OT M M[:0] M Q[:0] M Q#[:0] N M 0 9 M 0 9 M 9 M 9 M 9 M 9 M 90 M M 9 M 9 M M 0/P M M /# 9 M 0 M 0_IM0 _IM0 M M0 M M M M M M M M M M M M M M # # 0 K0 0 K0# 0 K 0 K# KE0 KE # 0 R# WE# L 00 OT0 0 OT M0 M M M M M 0 M M M Q0 M Q Q0 9 M Q Q M Q Q M Q Q M Q Q M Q Q M Q Q M Q#0 Q 0 M Q# Q#0 M Q# Q# M Q# Q# M Q# Q# M Q# Q# M Q# Q# 9 M Q# Q# Q# Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q 9 M Q M Q M Q M Q9 0 M Q M Q0 0 M Q M Q M Q 9 M Q M Q 9 M Q0 M Q M Q9 M Q 0 M Q 9 M Q M Q M Q M Q 0 M Q M Q 0 M Q M Q9 M Q 9 M Q M Q 9 M Q M Q M Q0 M Q 0 M Q M Q M Q9 M Q M Q M Q M Q M Q M Q0 M Q M Q0 9 M Q 9 M Q 0 M Q M Q 9 M Q9 9 M Q +_VU M Q[:0] N V V V V V V V V9 V V0 V V 9 V V 9 V V 99 V9 V 00 V0 V 0 V V 0 V V V V +VRUN V V9 V V0 V V V V V V V 99.U_0V_Y 0.U_V_Y VP V 00_YV V 00_YV N V N V R9 N_ 00 NTET V9, PM_EXTT# R T#_IMM0 V0 PM_EXTT#0 N_ 00 9 EVENT# V, R_RMRT# 0 REET# V V V 0m VREF_Q V R_VREF VREF_ V V 0 0.U_V_Y V.U_0V_Y V V9 00_YV 00_YV V V0 V V 9 V V V V 9 V 0 V V9 V0 VTT V VTT V V V R_VREF V OKET_x0P FOX_0-NN-H.U_0V_Y 0.U_V_Y 00_YV 00_YV +_VU 00m R_VREF (0 mil) +0_VRUN For RF Noise 000m 0 P_0V_J 00_NPO RIMM_VREF +0_VRUN Place these aps near o-imm0 9 U_0V_K 00_XR 9 U_0V_K 00_XR 9 U_0V_K 00_XR R U_V_M 00_XR 9 U_0V_K 00_XR OKET_x0P FOX_0-NN-H Mus ddress: 0H(W)/H(R) P + N_0U_.V_K.x.x.9 0U_0V_M 00_XR 99 0U_0V_M 00_XR U_0V_M 0U_0V_M 00_XR 00_XR 9 0U_0V_M 00_XR 9 0U_0V_M 00_XR +_VU P_0V_J 00_NPO 9 0.U_0V_K 00_XR 9 0.U_0V_K 00_XR 9 0.U_0V_K 00_XR 99 0.U_0V_K 00_XR For RF Noise FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision RIII(O-IMM_0) / ize ocument Number Rev ustom W90 H&H ate: Thursday, May 0, 00 heet 0 of

21 M Q9 M Q M Q M Q M Q M Q M Q9 M Q M Q M Q M Q M Q9 M Q M Q9 M Q M Q0 M M M 0 M M M M M M M M M 9 M M M M 0 _IM 0_IM M M M M M M0 M M M M M M M M M M M Q M Q M Q0 M Q M Q M Q#0 M Q M Q M Q M Q# M Q# M Q# M Q# M Q# M Q# M Q# T#_IMM M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q9 M Q M Q M Q M Q0 M Q M Q M Q M Q M Q0 M Q M Q M Q M Q9 R_VREF M Q[:0] M_KE M_KE M # M R# M 0 M M M WE# M_# M_# M M[:0] M_LK_R M_LK_R# M_OT M_OT M_LK_R M_LK_R# M [:0] R_RMRT#,0 PM_EXTT#,0 M_LK_R,9,0 M_T_R,9,0 M Q[:0] M Q#[:0] +VRUN +_VU +_VU +_VU +0_VRUN +0_VRUN +VRUN R_VREF ize ocument Number Rev ate: heet of HON HI Precision Ind. o., Ltd. P - R& ivision FOXONN W90 H&H RIII(O-IMM_) / ustom Thursday, May 0, 00 ize ocument Number Rev ate: heet of HON HI Precision Ind. o., Ltd. P - R& ivision FOXONN W90 H&H RIII(O-IMM_) / ustom Thursday, May 0, 00 ize ocument Number Rev ate: heet of HON HI Precision Ind. o., Ltd. P - R& ivision FOXONN W90 H&H RIII(O-IMM_) / ustom Thursday, May 0, 00 Place these aps near o-imm For RF Noise For RF Noise 00m 000m 0m 9 0U_0V_M 00_XR 9 0U_0V_M 00_XR 0.U_V_Y 00_YV 0.U_V_Y 00_YV 9 U_0V_K 00_XR 9 U_0V_K 00_XR R 0K_J 00 R 0K_J 00 N OKET_x0P FOX_0-J-H N OKET_x0P FOX_0-J-H /P 0 /# # # K0 0 K0# 0 K 0 K# 0 KE0 KE # R# 0 WE# L 0 00 OT0 OT 0 M0 M M M M M M 0 M Q0 Q 9 Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q Q Q Q 9 Q Q Q9 Q0 0 Q Q 0 Q Q Q 9 Q Q 9 Q Q9 Q0 Q 0 Q 9 Q Q Q Q 0 Q Q 0 Q9 Q0 Q 9 Q Q 9 Q Q Q Q 0 Q Q9 Q0 Q Q Q Q Q Q Q Q 9 Q9 9 Q0 0 Q Q 9 Q 9 Q#0 0 Q# Q# Q# Q# Q# Q# 9 Q# 9 U_0V_K 00_XR 9 U_0V_K 00_XR.U_0V_Y 00_YV.U_0V_Y 00_YV 9 0U_0V_M 00_XR 9 0U_0V_M 00_XR.U_0V_Y 00_YV.U_0V_Y 00_YV 9 0.U_0V_K 00_XR 9 0.U_0V_K 00_XR 0.U_V_Y 00_YV 0.U_V_Y 00_YV 90 0U_0V_M 00_XR 90 0U_0V_M 00_XR 90 0.U_0V_K 00_XR 90 0.U_0V_K 00_XR 9 0.U_0V_K 00_XR 9 0.U_0V_K 00_XR R N_ 00 R N_ 00 P_0V_J 00_NPO P_0V_J 00_NPO 9 U_0V_K 00_XR 9 U_0V_K 00_XR 99 0.U_0V_K 00_XR 99 0.U_0V_K 00_XR 0U_0V_M 00_XR 0U_0V_M 00_XR 0.U_V_Y 00_YV 0.U_V_Y 00_YV R 0K_J 00 R 0K_J U_0V_M 00_XR 9 0U_0V_M 00_XR + P N_0U_.V_K.x.x.9 + P N_0U_.V_K.x.x.9 9 0U_0V_M 00_XR 9 0U_0V_M 00_XR P_0V_J 00_NPO P_0V_J 00_NPO N OKET_x0P FOX_0-J-H N OKET_x0P FOX_0-J-H V V V V V V V 9 V 9 V9 99 V0 00 V 0 V 0 V V V V V V VP 99 N N NTET EVENT# 9 REET# 0 VREF_Q VREF_ V V V V 9 V V V 9 V V V V 9 V9 V0 V 0 V V V V V V V V9 V0 V V 9 V V V 0 V V V V9 V0 V V V V V V 9 V V V9 9 V V V V0 V9 V 0 V V0 90 V 9 V 9 VTT 0 VTT 0 9 U_0V_K 00_XR 9 U_0V_K 00_XR.U_0V_Y 00_YV.U_0V_Y 00_YV

22 ,0 PU_RT# R0 00 +VLW PEX_RT_N U0 / PI_EXPRE K PEX_IOV_ K PEX_IOV_ K PEX_IOV_ K PEX_IOV_ K PEX_IOV_ 0 P_0V_J 00_NPO 0.U_.V_K 00_XR 0.U_.V_K 00_XR U_.V_K 00_XR U_.V_K 00_XR 9.U_.V_K 00_XR 0 0U_.V_M 00_XR U_.V_M_ 00_XR PEX_V Total = PE_LKREQ# R N_ 00 +VRUN_PU PIE_REFLK PIE_REFLK# PE_LKREQ#_R R 0K_J 00 PIE_REFLK PIE_REFLK# TXP0 TXN0 R9 N_0K_J 00 Q N_N00W PEX_LKREQ_N R 00 N_00_F PEX_TTLK_OUT PEX_TTLK_OUT# M R J J R R L M PEX_RT_N PEX_LKREQ_N PEX_TTLK_OUT PEX_TTLK_OUT_N PEX_REFLK PEX_REFLK_N PEX_TX0 PEX_TX0_N PEX_IOVQ_ PEX_IOVQ_ PEX_IOVQ_ PEX_IOVQ_ PEX_IOVQ_ PEX_IOVQ_ PEX_IOVQ_ PEX_IOVQ_ PEX_IOVQ_9 PEX_IOVQ_0 PEX_IOVQ_ PEX_IOVQ_ PEX_IOVQ_ PEX_IOVQ_ PEX_IOVQ_ PEX_IOVQ_ PEX_IOVQ_ PEX_IOVQ_ PEX_IOVQ_9 PEX_IOVQ_0 PEX_IOVQ_ PEX_IOVQ_ PEX_IOVQ_ PEX_IOVQ_ PEX_IOVQ_ J J J9 J J J J J K K0 K K L 0 P_0V_J 00_NPO Place Underr alls 0.U_.V_K 00_XR Place Underr alls 0.U_.V_K 00_XR 00 U_.V_K 00_XR Place Near PU 0 U_.V_K 00_XR Place Near PU +VRUN_PU 0.U_.V_K 00_XR 0 0U_.V_M 00_XR 9 U_.V_M_ 00_XR PEX_V TXP[0..] TXN[0..] PE_RXP_[0..] PE_RXN_[0..] TXP0 TXP TXP TXP TXP TXP TXP TXP TXP TXP9 TXP0 TXP TXP TXP TXP TXP TXN0 TXN TXN TXN TXN TXN TXN TXN TXN TXN9 TXN0 TXN TXN TXN TXN TXN PE_RXP_0 PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_9 PE_RXP_0 PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXP_ PE_RXN_0 PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_9 PE_RXN_0 PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXN_ PE_RXP_0 PE_RXN_0 TXP TXN PE_RXP_ PE_RXN_ TXP TXN PE_RXP_ PE_RXN_ TXP TXN PE_RXP_ PE_RXN_ TXP TXN PE_RXP_ PE_RXN_ TXP TXN PE_RXP_ PE_RXN_ TXP TXN PE_RXP_ PE_RXN_ TXP TXN PE_RXP_ PE_RXN_ TXP TXN PE_RXP_ PE_RXN_ TXP9 TXN9 PE_RXP_9 PE_RXN_9 TXP0 TXN0 PE_RXP_0 PE_RXN_0 TXP TXN PE_RXP_ PE_RXN_ TXP TXN PE_RXP_ PE_RXN_ TXP TXN PE_RXP_ PE_RXN_ TXP TXN PE_RXP_ PE_RXN_ TXP TXN P N M M9 N9 P9 L9 K9 R9 R0 L0 M0 P0 N0 M M N P L K R R L M P N M M N P L K R R L M P N M M N P L K R R9 K9 L9 P9 N9 M9 M0 N P M M R R N P PEX_RX0 PEX_RX0_N PEX_TX PEX_TX_N PEX_RX PEX_RX_N PEX_TX PEX_TX_N PEX_RX PEX_RX_N PEX_TX PEX_TX_N PEX_RX PEX_RX_N PEX_TX PEX_TX_N PEX_RX PEX_RX_N PEX_TX PEX_TX_N PEX_RX PEX_RX_N PEX_TX PEX_TX_N PEX_RX PEX_RX_N PEX_TX PEX_TX_N PEX_RX PEX_RX_N PEX_TX PEX_TX_N PEX_RX PEX_RX_N PEX_TX9 PEX_TX9_N PEX_RX9 PEX_RX9_N PEX_TX0 PEX_TX0_N PEX_RX0 PEX_RX0_N PEX_TX PEX_TX_N PEX_RX PEX_RX_N PEX_TX PEX_TX_N PEX_RX PEX_RX_N PEX_TX PEX_TX_N PEX_RX PEX_RX_N PEX_TX PEX_TX_N PEX_RX PEX_RX_N PEX_TX PEX_TX_N PEX_V_V_ PEX_V_V_ N_ N_ N_ N_ N_ N_ N_ N_ N_ N_9 N_0 N_ N_9 N_0 N_ N_ N_ N_ V_ V_ V_ V_ V_ V_ENE_ V_ENE_ V_ENE_ N_ENE_ N_ENE_ N_ENE_ PEX_PLLV N_ PEX_TERMP 9 F F J K L E H M P U V Y J0 J J J J9 P 0 9 R E 0 NV_V PEX_L_TERMP Place Underr alls PEX_PLLV Place Underr alls Place Underr alls ense line are mil wide MIL 0 U_.V_K 00_XR TP0 0.U_.V_K 00_XR 0 0.U_.V_K 00_XR 0.U_V_K 00_XR 0.U_.V_K 00_XR NV_V_ENE 0 U_.V_M 00_XR R9.9K_F 00 Place Near PU 90.U_.V_K 00_XR 0.U_.V_K 00_XR.U_.V_K 00_XR U_.V_K 00_XR Place Near PU Place Near PU L09 00NH_00 TL00-R0K 0m 9.U_.V_K 00_XR PEX_V R 00 0m +VRUN_PU 0m Under alls, The total trace length measured from PU ball to cap is no more than 0mils. Near PU, The total trace length measured from PU ball to cap is no more than 0mils. PE_RXP_ PE_RXN_ R P PEX_RX PEX_RX_N TETMOE P TETMOE N0P- R90 0K_F 00 FOXONN HON HI Precision Ind. o., Ltd. P - R& ivision V (PI-E) /9 ize ocument Number Rev ustom W90 H&H Thursday, May 0, 00 ate: heet of

Rev. SA SA SA SA SA SA SA SA SA SA. 43 Status LED & LID

Rev. SA SA SA SA SA SA SA SA SA SA. 43 Status LED & LID chematics Page Index ( / Revision / hange ate) Page of chematics Page 0 0 chematics Page Index lock iagram 0 R (MI,PE,FI) 0 R (LK,MI,JT) 0 R (R) 0 R (POWER) 0 R (RPHI POWER) 0 R (N) 09 R (REERVE) 0 PH

More information

Page Title of Schematics Page SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB

Page Title of Schematics Page SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB Page of chematics Page 0 0 chematics Page Index lock iagram 0 R&F (MI,P,FI) 0 R&F (LK,MI,JT) 0 R&F (R) 0 R&F (POWR) 0 R&F (RPHI POWR) 0 R&F (N) 09 R&F (RRV) 0 PH (H,JT,T) PH (PI-,MU,LK) PH (MI,FI,PIO)

More information

Size Document Number Rev A3. Date: Monday, November 15,

Size Document Number Rev A3. Date: Monday, November 15, ize ocument Number Rev ate: Monday, November, 00 heet of 0 [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP

More information

G60J Schematics for Calpella Platform Rev. 1.5

G60J Schematics for Calpella Platform Rev. 1.5 YTEM PE REF. 0. lock iagram 0. ystem etting 0. PU()_MI,PE,FI,LK,MI 0. PU()_R 0. PU()_F,RV,N 0. PU()_PWR 0. PU()_XP. R()_O-IMM0. R()_O-IMM. R()_/Q Voltage. VI ontroller 0. PH()_T,IH,RT,LP. PH()_PIE,LK,M,PE.

More information

U35JC SCHEMATIC Revision 1.0

U35JC SCHEMATIC Revision 1.0 YTEM PE REF. PE ontent lock iagram ystem etting PU()_MI,PE,FI,LK,MI PU()_R PU()_F,RV, PU()_PWR PU()_XP R O-IMM_0 R O-IMM_ R _Q VOLTE 0 PH_IEX()T,IH,RT,LP PH_IEX()_PIE,LK,M,PE PH_IEX()_FI,MI,Y PWR PH_IEX()_P,LV,RT

More information

STAR (Federer) 0.4 Page Modified: Tuesday, December 29, :50:37

STAR (Federer) 0.4 Page Modified: Tuesday, December 29, :50:37 0 -- OVER HEET 0 -- YTEM LOK RM 0 -- LOK MP 0 -- POWER MP 0 -- POWER EQUENY RM 0 -- POWER EQUENY TMN 0 -- MU MP 0 -- REET NL MP 0 -- alpella (M,PE,F) 0 -- alpella (LK,M,JT) -- alpella (R) -- alpella (POWER/N)

More information

Winery13 CALPELLA DIS N11M-GE1 Schematics ufcpga Mobile Arrandale Intel Ibex Peak-M REV : A00

Winery13 CALPELLA DIS N11M-GE1 Schematics ufcpga Mobile Arrandale Intel Ibex Peak-M REV : A00 Winery LPELL I NM-GE chematics ufpg Mobile rrandale Intel Ibex Peak-M 00-0- REV : 00 : Nopop omponent UM : Pop when schematic is UM I : Pop when schematic is I Wistron orporation F,, ec., Hsin

More information

lock enerator I9LR9KLFT X.Mhz RIII 0/ RIII 0/ lot 0 0 lot RII hannel R II hannel P P/N : 9.NI0.00 REVIION : 0- FIx Intel PU rrandale,,..,9,0 MIx PI EXPRE RPHI X X0 Mhz NP- NP-V Nvida 0,.., iscreet/um/px

More information

Discrete/UMA Schematics Document Sandy Bridge Intel PCH REV : A00

Discrete/UMA Schematics Document Sandy Bridge Intel PCH REV : A00 iscrete/um chematics ocument andy ridge Intel PH 0-0-0 REV : 00 :None Installed UM:UM ONLY installed N: ONLY FOR N installed. Q:ONLY FOR Q installed. PL: K9 PL circuit for 0mW solution installed. 0mW:

More information

CHELSEA DJ2 CP UMA Schematics Document Arrandale Intel PCH REV : A00

CHELSEA DJ2 CP UMA Schematics Document Arrandale Intel PCH REV : A00 HELE J P UM chematics ocument rrandale Intel PH 00-0- REV : 00 Y : Nopop omponent HMI : Pop for HMI function GIG : Pop for GIG LN 0/00 : Pop for 0/00 LN OM : Nopop for OM option for OM Wistron orporation

More information

N61Jv SCHEMATIC Revision 2.0

N61Jv SCHEMATIC Revision 2.0 YTEM PE REF. PE ontent lock iagram ystem etting PU()_MI,PE,FI,LK,MI PU()_R PU()_F,RV, PU()_PWR PU()_XP R OIMM_0 R OIMM_ R _Q VOLTE VI controller 0 PH_IEX()T,IH,RT,LP PH_IEX()_PIE,LK,M,PE PH_IEX()_FI,MI,Y

More information

Berry DG15 Discrete/UMA Schematics Document Arrandale Intel PCH REV : A00

Berry DG15 Discrete/UMA Schematics Document Arrandale Intel PCH REV : A00 erry G iscrete/um chematics ocument rrandale Intel PH 00-0-0 REV : 00 :None Installed UM:UM platform installed PRK:I PRK platform installed M9:I M9 platform installed VRM_G:VRM M* installed olay :Manual

More information

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Project Code & Schematics Subject:

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date)   Project Code & Schematics Subject: Page of chematics Page 0 chematics Page Index 0 lock iagram 0 Penryn(HOT U) / 0 Penryn(HOT U) / 0 Penryn (Power/nd) / 0 LOK N 0 antiga (HOT) / 0 antiga (MI) / 0 antiga (RPHI) / 0 antiga (RII) / antiga

More information

10.1" LCD PANEL P28 LVDS. CPU PineView-M VGA. D-Sub P26. 22mm x 22mm P6~P11. DMI x 2 AUDIO CODEC. Tiger Point HDA REALTEK ALC269Q

10.1 LCD PANEL P28 LVDS. CPU PineView-M VGA. D-Sub P26. 22mm x 22mm P6~P11. DMI x 2 AUDIO CODEC. Tiger Point HDA REALTEK ALC269Q M F lock iagram R.0 TI harger QRHR P. Inputs Outputs LOK EN. LRKLFT P RII OIMM P~P RII PU PineView-M LV 0." L PNEL P TOUT _IN T+ ystem / TPRER P. Inputs Outputs mm x mm P~P V -ub P TOUT +VLW +VLW +VLW_LO

More information

SODIMM_EDP LEPUS MB P/N:6050A STAND OFF:CPU S4501,S4502,S STAND OFF:6052B INVENTEC

SODIMM_EDP LEPUS MB P/N:6050A STAND OFF:CPU S4501,S4502,S STAND OFF:6052B INVENTEC THI RW N PEIFITION,HERE,RE THE PROPERTY OF VENTE ORPORTION N HLL NOT E REPOUE,OPIE,OR UE WHOLE OR PRT THE I FOR THE MNUFTURE OR LE OF ITEM WITH WRITTEN PERMIION,VENTE ORPORTION,00 LL RIHT REERVE. F HF

More information

PCIE*16. Ivy Bridge PROCESSOR rpga988b <=8" VCORE,VGFX_CORE B.Schematic Diagrams FDI DMI*4 <=8" <=8" PantherPoint Controller Hub (PCH)

PCIE*16. Ivy Bridge PROCESSOR rpga988b <=8 VCORE,VGFX_CORE B.Schematic Diagrams FDI DMI*4 <=8 <=8 PantherPoint Controller Hub (PCH) chematic iagrams ystem Block iagram UIO BOR PHONE JK x, UB x P0 O BOR P0EM hief River ystem Block iagram V,V HEET 0 V,.V,V,V,.V P0 LIK & F/P BOR POWER LE BOR Function LE BOR Indicatory LE BOR MXM.0 ep

More information

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Rev M/B P/N:

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Rev M/B P/N: Page 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram Merom(HOT U) / Merom(HOT U) / Merom(Power/nd) / LOK N restline (HOT) / restline (MI) / restline (RPHI) / restline (RII) /

More information

Auburndale / Arrandale

Auburndale / Arrandale LL Intel alpella Platform with iscrete GFX POWER /TT ONNETOR PG R - SOIMM0 R - SOIMM PG PG TT HRGER RUN POWER SW VSUS, VSUS, V_S, V_S +V, +V PG ischarge PG PG 0 ual hannel R 00/0.V uburndale / rrandale

More information

M630/M640 Main Board.

M630/M640 Main Board. chematics Page Index ( / Revision / hange ate) Page of chematics Page Rev. ate Page 0 chematics Page Index 0 lock iagram 0 Merom(HOT U) / 0 Merom(HOT U) / 0 Merom(Power/nd) / 0 0 LOK N 0 restline (HOT)

More information

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M Project Name :IIx Platform : eleron + 0 + Park + IHM PE..... PU... 0_FF. 0...... -IHM.... 0.......... 0....... POWER... 0. ONTENT INEX YTEM LOK IRM POWER IRM & EQUENE Power on equence iagram PU Penryn

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

SJM40-DISCRETE-BGA PRE-MP BUILD

SJM40-DISCRETE-BGA PRE-MP BUILD THI RAWIN AN PECIFICATION, HEREIN, ARE THE PROPERTY OF CORPORATION AN HALL NOT BE REPOUCE, COPIE, OR UE IN WHOLE OR IN PART A THE BAI FOR THE MANUFACTURE OR ALE OF ITEM WITHOUT WRITTEN PERMIION, CORPORATION

More information

Preface. Notebook Computer W230ST. Service Manual. Preface

Preface. Notebook Computer W230ST. Service Manual. Preface W0T Preface Notebook omputer W0T ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained herein

More information

Kendo-3 Workstation Block Diagram

Kendo-3 Workstation Block Diagram Feb. ' 0 RT Port Thermal ensor M 0 I / M us us witch I M us Keyboard Light.'' WUX+/ WX+ L RT LTION P connector isplay port to ocking UIO OMO Jack ual Link LV T H T O R RT isplay Port isplay Port et ombo

More information

Preface. Notebook Computer W370SS. Service Manual. Preface

Preface. Notebook Computer W370SS. Service Manual. Preface W0 Preface Notebook omputer W0 ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained herein is

More information

Preface. Notebook Computer W355SSQ. Service Manual. Preface

Preface. Notebook Computer W355SSQ. Service Manual. Preface WQ Preface Notebook omputer WQ ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained herein is

More information

SW9 (14") BLOCK DIAGRAM

SW9 (14) BLOCK DIAGRAM P STK UP L is. & UM SW (") LOK IGRM 0 LYER : TOP LYER : SGN LYER : IN LYER : IN LYER : V LYER : OT RIII-SOIMM PGE RIII-SOIMM PGE RIII 00/0 MT/s MT/s F only RIII 00/0 MT/s MT/s F only PU rrandale nm processor

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

BAD50_HC DIS/UMA/Muxless Schematics Document IVY/SNB Bridge Panther Point

BAD50_HC DIS/UMA/Muxless Schematics Document IVY/SNB Bridge Panther Point 0_H I/UM/Muxless chematics ocument IVY/N ridge Panther Point :None Installed I:I installed I_Muxless :OTH I or Muxless installed I_PX:OTH I or PX installed :I or PX or Muxless installed. Muxless: Muxless

More information

ZYA SYSTEM BLOCK DIAGRAM

ZYA SYSTEM BLOCK DIAGRAM ZY SYSTEM LOK IGRM GPU ORE PWR ISL P HRGER ISL P GPU IO PWR ISL P /V SYS PWR P RT X'TL.MHz LOK GENERTOR SELGO: SLGSPV P LK: MHz PEG_LK: MHz PLL_REF_SSLK: MHz intel Fan river (PWM Type) P

More information

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM WJ: YONH/LITO-PM/M LOK IRM PE LOK EN. I0 PE 0 MI PREMP & INT MI PE 0, PE PE PE R VRM* F TV OUT ZLI M PE LV RT ZLI L0 UIO_MP & INT PK PE PE PE nvii M PE,,,0,, PIF JK zalia PIE LP T PE,, PE,,,,0,, Yonah

More information

Preface. Notebook Computer WA50SFQ. Service Manual. Preface

Preface. Notebook Computer WA50SFQ. Service Manual. Preface W0FQ Preface Notebook omputer W0FQ ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained herein

More information

SHINAI-3 Switchable Graphics System Block Diagram

SHINAI-3 Switchable Graphics System Block Diagram Keyboard Light HINI- witchable raphics ystem lock iagram P Layer tackup L: TOP L: INL RT Port Thermal ensor M 0 I / M us us witch I." WX+ RT LTION P connector isplay port to ocking M us Touch creen 0 UIO

More information

UM9 UMA SYSTEM DIAGRAM

UM9 UMA SYSTEM DIAGRAM +V/+V +.V PG. PG. PU ore PG. +.0_PH PG. +.V/+0.V PG. +.0VTT PG. UM VGORE harger PG. PG. LN LNE theros/r 0/00 board P K PG. PG. PG. R hannel PORT FI UM UM SYSTEM IGRM SOIMM Max. G SOIMM Max. G K TP M ROM

More information

Z96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE

Z96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE 0_lock iagram 0_ystem etting 0_Merom PU () 0_Merom PU () 0_PU P. 0_PM--PU () 0_PM--R/PE () 0_PM--R U () 0_PM--PWER () 0_PM--PWER () _PM--/TRPPIN () _IHM() _IHM() _IHM() _IHM--PEW/ () _R -IMM0 _R -IMM _R

More information

Model Name: 8I945AE-AE Revision 1.1

Model Name: 8I945AE-AE Revision 1.1 Model Name: IE-E Revision. HEET TITLE HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET LOK IRM OM & P MOIFY HITORY P_L_ P_L_ P_L_ P_L_,E,F, MH-LKEPORT_HOT MH-LKEPORT_RII MH-LKEPORT_PI E, MI MH-LKEPORT_INT V

More information

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

C45/C46 Block Diagram

C45/C46 Block Diagram / lock iagram LK EN I LPR.00.00W Mobile PU Merom /., Project code:.u0.00 Project code:.v00.00 P Number : 0 Revision : - YTEM / TP0 INPUT TOUT OUTPUT V_() V_() YTEM / INPUT TOUT OUTPUT 0V_0(.) V_(.) R /

More information

PART for BOM only 02G GPU NB8M

PART for BOM only 02G GPU NB8M RT_TY P PRT for OM only Function U Partnumber RT TY 000 LOTION Temp Modify 0: elete E,,,, already have in location elete E, No space to add elete,,0,,,,,,, No space to add TT PU NM 00000 Title Revision

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

LUXOR10FG INVENTEC CHECK MODEL,PROJECT,FUNCTION RESPONSIBLE Everest Main Board. HSF Property:ROHS or Halogen-Free(5L3?

LUXOR10FG INVENTEC CHECK MODEL,PROJECT,FUNCTION RESPONSIBLE Everest Main Board. HSF Property:ROHS or Halogen-Free(5L3? THI RW N PEIFITION,HERE,RE THE PROPERTY OF VENTE ORPORTION N HLL NOT E REPOUE,OPIE,OR UE WHOLE OR PRT THE I FOR THE MNUFTURE OR LE OF ITEM WITH WRITTEN PERMIION,VENTE ORPORTION,00 LL RIHT REERVE. F HF

More information

L53II0 M/B and Daughter P/N LIST:

L53II0 M/B and Daughter P/N LIST: Model : LII0 P P/N:L00- P P/N:L00- Intel Merom PU + M + IH-M hipset LII0 M/ and aughter P/N LIT: LII0 M/ ffiliated FF/able P/N LIT: P0 INEX P0 YTEM LOK IRM P0 POWER IRM & EQUENE P0 PIO & POWER ONUMPTION

More information

+3.3V PRE_EMPH_0 DIST_GAIN_1 -JTAG_EMU JTAG_TMS -JTAG_TRST JTAG_TCLK JTAG_TDO PA_MUTE JTAG_TDI TCK TRST EMU VDDEXT1 TMS ADSP21375 GND31 GND7 GND32

+3.3V PRE_EMPH_0 DIST_GAIN_1 -JTAG_EMU JTAG_TMS -JTAG_TRST JTAG_TCLK JTAG_TDO PA_MUTE JTAG_TDI TCK TRST EMU VDDEXT1 TMS ADSP21375 GND31 GND7 GND32 REV Eng ate: Revision escription C E F ECN# JT_TI JT_TO JT_TRT JT_TCLK JT_TM JT_EMU P_MUTE PRE_EMPH_0 IT_IN_.V 0 9 9 0 9 9 0 9 90 0.V C 0 9 0 0 0 9 9 0 9 REET 0 C C C0 C C9 HEET INEX ECRIPTION URT_TX R.V

More information

C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP.

C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP. 0 00_00_000 LOK iagram HITORY Power equence LKEN-ILPRLF-T N-_ N-_ N-_ N-_ N-_ 0 L- L- L- L- RII_-IMMs RII_-Termination MXM Interface MXM Power & N NIO_-LV & Inverter NIO_-RT 0 NIO_-VIEO NIO_-HMI onnector

More information

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE ER_P MIN OR 00.. Tuesday, March 0, 00 TE HNE NO. X0 REV EE TE POWER TE RWER EIN HEK REPONILE IZE= VER: FILE NME: XXXX-XXXXXX-XX P/N XXXXXXXXXXXX INVENTE ER_JM OE IZE O.NUMER REV --00-L X0 X0 HEET . chematic

More information

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA lba iscrete TI M-LP gr chematics ufp Mobile Penryn Intel antiga-pm + IHM 00-0- REV : : Nopop omponent M : Pop when antiga is M PM : Pop when antiga is PM /P : OM control if antiga is PM Wistron

More information

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD 0_lock iagram 0_ystem etting 0_PU-YONH(HOT) 0_PU-YONH(PWR) 0_N-M(HOT) 0_N-M(MI & F) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM() _-IHM() _-IHM() _-IHM(PWR) 0_R O-IMM0 _R O-IMM _R TERMINTION

More information

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25 LT- lock iagram YTEM / TP0 INPUT OUTPUT 0 /MM M/M Pro/x 0 RJ ONN EXT MI LK EN ILPR Thermal ensor/ Fan control MT RII / RII / lot lot Ricoh R ardreader OROM M0/M 0/00M/000M TLE RJ ML0 ONN RELTEK H UIO OE

More information

CPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76

CPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76 0 lock iagram * 0 0 0 0 ystem etting * 0_PU-Merom(HOT) 0_PU-Merom(PWR) U ONN * I ROM * Fv/c 0 * 0 0_RETLINE(HOT) 0 0_RETLINE(MI & F) 0 0_RETLINE(RPHI) 0 0_RETLINE(R) 0 _RETLINE(PWR) _RETLINE(PWR) _RETLINE()

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

Preface. Notebook Computer P775DM2 (-G) Service Manual. Preface

Preface. Notebook Computer P775DM2 (-G) Service Manual. Preface PM (-) Preface Notebook omputer PM (-) ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

FOXCONN Title Index Page

FOXCONN Title Index Page Page 0 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram LOK N (K0) MROM(HOT U) / MROM(HOT U) / MROM(Power/nd) / restline (HOT) / restline (MI) / restline (RPHI) / restline (RII)

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

Preface. Notebook Computer W330SU2. Service Manual. Preface

Preface. Notebook Computer W330SU2. Service Manual. Preface W0U Preface Notebook omputer W0U ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained herein

More information

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation Inventec orporation R& ivision oard name : Mother oard chematic Project : Z (anta Rosa) Version : 0. Initial ate : March 0, 00 Inventec orporation F, No., ection, Zhongyang outh Road eitou istrict, Taipei

More information

F8V L80V N80V N81 Montevina Block Diagram

F8V L80V N80V N81 Montevina Block Diagram FV L0V N0V N Montevina lock iagram _IN & T ON PE 0 Penryn W & LE PE HMI RT PE PE LV & INV PE INTERNL KEYOR TOUH P PE IR IO PI ROM MI IN HP&PIF OUT OPMP PE Internal MI ON PE PE PE 0 V aughter PE FVa: M

More information

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system.

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system. P-M-IO igital IO Module User Manual This document contains information on the IO digital IO module for the RS P system. Version v.0, 0/0/00 P-M-IO Manual ontents. igital IO Module. igital Outputs.... Using

More information

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_ : PENRYN/NTI/IH9-M/N9M- LOK IRM mall-oard ub-oard R VRM*(MX) RT MI PREMP & INT MI LZI M UIO OR L0 PE mall-oard LV HMI TouchPad PE IO PI ROM PE INTERNL KEYOR PE PE PE PE UIO_MP & INT PK PE PE PE PE nvii

More information

SS8 BLOCK DIAGRAM CPU PCH DIS. Codec Board. Nvidia N12P-GE (128bit) 29mm X 29mm BGA 973. Sandy Bridge 35W 31mm X 24mm BGA 1023 SV

SS8 BLOCK DIAGRAM CPU PCH DIS. Codec Board. Nvidia N12P-GE (128bit) 29mm X 29mm BGA 973. Sandy Bridge 35W 31mm X 24mm BGA 1023 SV IS SS LOK IGRM PGE RIII-SOIMM0 H=.mm H=.mm PGE RIII-SOIMM PGE PGE RIII MT/s RIII MT/s ST 00M /S FI LINK.GT /s PU Sandy ridge W mm X mm G 0 SV PGE ~ MI LINK GT /s PIEx Nvidia NP-GE (bit) mm X mm G R x Mxx

More information

[AKD5384] AK5384 Evaluation Board Rev.A

[AKD5384] AK5384 Evaluation Board Rev.A HI KI [K8] K8 K8 valuation oar Rev. GNRL RIPTION K8 is an evaluation boar for the igital auio bit 9k ch / converter, K8. The K8 inclues the input circuit an also has a igital interface transmitter. urther,

More information

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2.

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2. R lock iagram LK EN. / MHz R MI In x I LPR / MHz odec L /MHz ZLI OP MP Q INT.PKR x OK E R PI-E PI-Express U.0 PORT/PORT Repeater/ PIEQX0 ock Port x Jack In x RJ- Ethernet Port x HMI x RT x U.0 x udio In

More information

XBee Wi-Fi Dev Kit Block Diagram Socketed Through-hole Variant PART NO O c Digi International Inc. 6. Disconnect switches

XBee Wi-Fi Dev Kit Block Diagram Socketed Through-hole Variant PART NO O c Digi International Inc. 6. Disconnect switches 0 Xee Wi-i or Xee Z isconnect switches ar raph river ar raph U-to-serial converter U onnector Vibration Motor Power upply Input:.V to V Output:.V PWM-to-frequency converter circuit uzzer (kz) arrel ack

More information

INTEL PINETRAIL Platform F10T. Notes: Version : A Drawing by :Wain

INTEL PINETRAIL Platform F10T. Notes: Version : A Drawing by :Wain over sheet LOK_IRM MU_&_IRQ_ROUTIN POWER_ON_EQUENE POWER_lock POWER_UET POWER_EQUENE LOK_EN PU PU N N N N N N R_OIMMO R_TEMINTION L_ON RT IHM IHN IHM IHM U_PORT H MINIR MOEM ON LN RIHO RIHO RU L OE UIO

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

R12 INTEL UMA/DISCRETE SYSTEM DIAGRAM

R12 INTEL UMA/DISCRETE SYSTEM DIAGRAM R INTEL UM/ISRETE SYSTEM IGRM +V/+V PG. +.VTT/+.V PG. PU ore PG. VGore/+.V PG. +.VSUS harger PG. PG. ischarger PG. UM VGORE LN ard reader RTS-GR / PG. PG. LN LN RTSEH / K SOIMM Max. G PG. SOIMM Max. G

More information

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset Revision History / ORIINL RELEE Model : MEI Mobile othan with INTEL M / IH-M hipset P INEX P YTEM LOK IRM P POWER IRM & EQUENE P PIO & POWER ONUMPTION P PU anias/othan-/ P PU anias/othan-/ P LOK EN I P

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

Preface. Notebook Computer N150SC / N150SD. Service Manual. Preface

Preface. Notebook Computer N150SC / N150SD. Service Manual. Preface eurocom shark Preface Notebook omputer N0 / N0 ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained

More information

A8S NVIDIA_NB8X VGA Board SCHEMATIC

A8S NVIDIA_NB8X VGA Board SCHEMATIC PE ontent YTEM PE REF. NVII_NX V oard HEMTI Thermal block diagram MXM N 06'0/ 0 ontent 0 MXM connector 0 PI-E Interface E FN M_LK M_T M_LK_V R M_T_V _LK_MXM _T_MXM R R V_THERM_LERT# R slave Mus Ext Thermal

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT

More information

INTEL Arrandale. ATI Madison. INTEL PCH Ibex Peak-m +3V/+5V +1.05V/+1.8V PG.36. SODIMM1 Max. 4GB HDMI. CPU Core PG.39 VGA Core/+1.

INTEL Arrandale. ATI Madison. INTEL PCH Ibex Peak-m +3V/+5V +1.05V/+1.8V PG.36. SODIMM1 Max. 4GB HDMI. CPU Core PG.39 VGA Core/+1. +V/+V PG. +.V/+.V PG. PU ore PG. VG ore/+.v PG. +.V/+.V PG. +.VTT PG. UM VGORE harger PG. UM IS SYSTEM IGRM SOIMM Max. G PG. SOIMM Max. G PG. M ROM PG. R hannel R hannel INTEL rrandale.mm X.mm pin PG TP

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev.

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev. nrf0-mk V.0 n Open-Source, Micro evelopment Kit for IoT pplications using the nrf0 So Revision History Function escription Page Rev. escription Title Sheet V.0 The First Release Power Supply US.0 Hub PLink

More information

Neotec Semiconductor Ltd. 新德科技股份有限公司

Neotec Semiconductor Ltd. 新德科技股份有限公司 rystalfontz Neotec emiconductor Ltd. L river INTROUTION The is a L driver LI that is fabricated by low power MO high voltage process technology. In segment drive mode, it can be interfaced in -bit serial

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

On Board Device: Main Memory: Dual-channel DDR-II * 4 (Max 8GB) Expansion Slots: PCI EXPRESS X16 SLOT *2 PCI EXPRESS X1 SLOT * 1 PCI SLOT * 2

On Board Device: Main Memory: Dual-channel DDR-II * 4 (Max 8GB) Expansion Slots: PCI EXPRESS X16 SLOT *2 PCI EXPRESS X1 SLOT * 1 PCI SLOT * 2 ONTENT over, lock diagram Intel L PU HEET - - TX Version:. NVII R IMM,,, R Terminations NVII R0 NVII MP PI lot & - - - - PU: Intel Pentium edar Mill / Prescott, Pentium mithfield / Presler and onroe /

More information

PCIE*8. Nvidia Fermi N14P-GT RAM SIZE2GB (128X64M)DDR3. Haswell PROCESSOR rpga946b 37.5x37.5mm N14P-GT (GK A2)

PCIE*8. Nvidia Fermi N14P-GT RAM SIZE2GB (128X64M)DDR3. Haswell PROCESSOR rpga946b 37.5x37.5mm N14P-GT (GK A2) chematic iagrams ystem Block iagram Bchematic iagrams heet of ystem Block iagram, PU NVI Nx NV V,V,V,V 0V VCORE R V,V ELN TOUCH P CLICK BOR INT K/B W0R W0R ystem Block iagram (hark Bay) Nvidia Fermi NP-T

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

XDP. Webcam AU6433-GBL. USB 480Mb/s. PCIE BUS 100MHz PCIE BUS XDP SIO11

XDP. Webcam AU6433-GBL. USB 480Mb/s. PCIE BUS 100MHz PCIE BUS XDP SIO11 P- Revision:. PE TTLE LOK RM HNE HTORY - HNE HTORY - HNE HTORY - LOK TRUTON NL&REET MP POWER FLOW POWER TRUTON 9 ~ POWER EQUENE andy ridge L- PLTRT_PU# R HNNEL R HNNEL 9 ~9 R TERMNTON & XXXXX ougar Point

More information

Preface. Notebook Computer W650SC. Service Manual. Preface

Preface. Notebook Computer W650SC. Service Manual. Preface W0S Preface Notebook omputer W0S Service Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained herein

More information

T53S Main BD. R1.2 Block Diagram

T53S Main BD. R1.2 Block Diagram T Main. R. lock iagram LV PE Merom PU LV / ULV PE, F F 00/ MHz LOK EN. ILPRLF-T PE FN Thermal sensor PE 0 RT HMI PE PE M Nvidia NP- M PE 0,,,,,, PE udio L PE,, 0 F PI-E X zalia LP restline PM PE 0,,,,,

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC.

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC. E YTEM / Project code: TP P0 lock iagram YTEM / Mobile PU PWQI LK EN. ILPRYLFT-P RTMT-0-V-RT HOT U Penryn, /00/0MHz@.0V Line Out odec H udio PI-E/U.0 L IHM New card PIe ports MI In PI/PI RIE M/M Pro/ U.0

More information

MT9V128(SOC356) 63IBGA HB DEMO3 Card

MT9V128(SOC356) 63IBGA HB DEMO3 Card MT9V(SO) IG H MO ard Page escription Page lock iagram Pinout Sensor Power Supply VideoOut_lock_Reset xternal Interface Rev Who ate escription Rev 0.0 jwrede 0/0/0 ase Schematic for ustom esign Rev 0. aralex

More information

Preface. Notebook Computer W880CU. Service Manual. Preface

Preface. Notebook Computer W880CU. Service Manual. Preface Preface Notebook omputer W0U ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained herein is for

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

DEL 15SBGV2 SHARK BAY PGA D USB BOARD (6L) VRAM. Samsung K4W2G1646E-BC1A (E-die) HP P/N: Mx16 DDR3 8pcs (2G) IEC P/N: 6019B

DEL 15SBGV2 SHARK BAY PGA D USB BOARD (6L) VRAM. Samsung K4W2G1646E-BC1A (E-die) HP P/N: Mx16 DDR3 8pcs (2G) IEC P/N: 6019B 0dc0ca0f0a000e000 F THI RW N PEIFITION,HERE,RE THE PROPERTY OF VENTE ORPORTION N HLL NOT E REPOUE,OPIE,OR UE WHOLE OR PRT THE I FOR THE MNUFTURE OR LE OF ITEM WITH WRITTEN PERMIION,VENTE ORPORTION, LL

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

:3 2 D e c o de r S ubs ys te m "0 " One "1 " Ze ro "0 " "0 " One I 1 "0 " One "1 " Ze ro "1 " Ze ro "0 " "0 "

:3 2 D e c o de r S ubs ys te m 0  One 1  Ze ro 0  0  One I 1 0  One 1  Ze ro 1  Ze ro 0  0 dvanced igital Logic esign EES 303 http://ziyang.eecs.northwestern.edu/eecs303/ 5:32 decoder/demultiplexer Teacher: Robert ick Office: L477 Tech Email: dickrp@northwestern.edu Phone: 847 467 2298 \EN 5:32

More information

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E 0 0 0 0 0 0 0 lock iagram ystem etting * PU-YONH(HOT) PU-YONH(PWR) * N-PM(HOT) * U ONN * I ROM * LE * R Mx x Option PU YONH MEROM W W LOK EN I 0 FJr 0 0 0 N-PM(MI & F) N-PM(RPHI) N-PM(R) N-PM(PWR) 0 &

More information

NHT Pro. A20 Digital Meter. From Low. Voltage 3 R814. Power 3. Supply. From Left Power Amp. From. Rigjht 2. Amp R810 4.

NHT Pro. A20 Digital Meter. From Low. Voltage 3 R814. Power 3. Supply. From Left Power Amp. From. Rigjht 2. Amp R810 4. igital Meter R0.K V 0 0.UF U0 R 0 V R0 K 0 0.uF 0.V R9 R K K V V V 0 09 0 N0 0UF/V Low 0UF/V 00UF/V R R 00K 00K 0 pf Left N0 0 N N 0 VR0 0K 0 0.uF R 0M 0 0.uF k U0 9 0 V0 0.uF N0 V PI 0 09 R R 0 SPL GREEN

More information

RF_3_SHUTD_0 RF_4_SHUTD_0 RF_3_SHUTD_1 RF_4_SHUTD_1 RF_3_GPIO_2 RF_4_GPIO_2 RF_3_GPIO_3 RF_I2C_SDA RF_I2C_SCL RF_4_GPIO_3 RF_1_SHUTD_0 PORT_EXP

RF_3_SHUTD_0 RF_4_SHUTD_0 RF_3_SHUTD_1 RF_4_SHUTD_1 RF_3_GPIO_2 RF_4_GPIO_2 RF_3_GPIO_3 RF_I2C_SDA RF_I2C_SCL RF_4_GPIO_3 RF_1_SHUTD_0 PORT_EXP R HUT_0 R HUT_0 R HUT_ R HUT_ R PIO_ R PIO_ R PIO_ R PIO_ R HUT_0 R HUT_0 R HUT_ R HUT_ R PIO_ R_IO_[0:] R PIO_ E_T_TO_E_RT E_T_TO_E_RT MVRK_E MO_EL MVRK_E MO_EL E_RT_TO_E_T MVRK_E MO_EL MVRK_E MO_EL E_RT_TO_E_T

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

CYCLONE DISCRETE DB BUILD INVENTEC. HSF Property:ROHS or Halogen-Free 2012-ECO-XXXXXX REV

CYCLONE DISCRETE DB BUILD INVENTEC. HSF Property:ROHS or Halogen-Free 2012-ECO-XXXXXX REV THI RW N PEIFITION,HERE,RE THE PROPERTY OF VENTE ORPORTION N HLL NOT E REPOUE,OPIE,OR UE WHOLE OR PRT THE I FOR THE MNUFTURE OR LE OF ITEM WITH WRITTEN PERMIION,VENTE ORPORTION, LL RIHT REERVE. 0 F HF

More information