F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD

Size: px
Start display at page:

Download "F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD"

Transcription

1 0_lock iagram 0_ystem etting 0_PU-YONH(HOT) 0_PU-YONH(PWR) 0_N-M(HOT) 0_N-M(MI & F) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM() _-IHM() _-IHM() _-IHM(PWR) 0_R O-IMM0 _R O-IMM _R TERMINTION _MINI PI R _RT _LV & INVERTER ONNETOR _TV OUT _THER ENOR & FN _LOK EN-I0 _Power on & Reset Freq. _IHRE 0_LN-RTL _M & RJ+ _MINI R _R-R() _R-R() _ in R REER _NEWR _OE-L0 _UIO MP & JK _E-IT0E _Touch Pad & K _U ONN 0_I ROM _LE _ & T IN _ebug ONN. _H & O 0_REW HOLE _TPM _T _POWER_VORE _POWER_YTEM 0_POWER_IO_.V &.0V _POWER_IO_R & VTT _POWER_IO_+VO & +.V _POWER_HRER _POWER_ETET _POWER_PROTET _POWER_LO WITH _POWER_FLOWHRT _POWER_INL _History I ROM in ard Reader Internal K L RT TV-OUT ebug onn. TPM. INFINEON L E ITE IT0E Touch Pad Ricoh R YONH W PU MEROM W NORTH RIE Intel PM OUTH RIE IH-M LOK EN I 0 THERML ONTROL R O-IMM0 R O-IMM O H ZLI OE Realtek L0 M NEWR MINIR Realtek RTL U Port X luetooth UIO MP EXT MI INT MI MO amera UTek omputer IN. N lock iagram Frank Wang ustom,, 00 ate: heet of.0

2 E PIO ETTIN Pin Pin Name PWM0P0 PWMP PWMP PWMP PWMP PWMP 0 PWMP PWMP RXP0 TXP P MLK0P MT0P 0P KRT#P P LKOUTP0 MLKP 0 MTP P TMRI0WUIP P TMRIWUIP KKOUTP RI#WUI0P0 RI#WUIP 0 LPRT#WUIP EI#P P INTP TH0P THP PE0 PE PE 0 PE PWRWPE WUIPE LPP#WUIPE LKRUN#WUIPE 0 PLK0PF0 PT0PF PLKPF PTPF PLKPF PTPF PLKPF PTPF FP0 FP 0 FP 0 FP F0P FP LP0HLP LP0LLP ignal Name Type FN_PWM O H_LE_UP# O PWR_LE_UP# O L_KOFF# O NUM_LE O P_LE O RL_LE O M0_LK I0 M0_T I0 0TE O R_IN# O M_LK I0 M_T I0 IN_O# I O T_IN_O# I E_IE_RT# U# U# UF_PLT_RT# EXT_I# RF_ON_W# FN0_TH IN_MP#_K OLOREN# INTERNET# MRTHON# ITP_W# PWR_W# LI_E# T_ON# TP_LK TP_T INTNTON# F_WP F F THRM_PU# PMTHERM# _PR_U# O I I I O I I O I I I I I I O I0 I0 I O O O I O I Pin 0 Pin Name ignal Name PH0 VU_ON PH VU_# PH PUPWR_# PH PM_PWRTN# PH U_ON PH U_ON PH PU_VRON 0 PH PM_RMRT# PI0 IH_PWROK PI PI PI H_EN# PI PREH PI T_LL# PI T_LERN IH-M PIO ETTIN Pin Pin Name ignal Name PIO00M_UY# PM_MUY# PIO0REQ# PI_REQ# PIO0PIRQE# PI_INTE# F PIO0PIRQF# PI_INTF# F PIO0PIRQ# PI_INT# PIO0PIRQH# PI_INTH# PIO0 TLE_ON PIO0 WLN_LE_EN E PIO0 EXTMI# E0 PIO0 0 PIO0 WLN_ON# MLERT#PIO M_LERT# F PIO K_I# E PIO R PIO E PIO _# PIO PM_PRLPVR PIONT# PI_NT# 0 PIOTP_PI# TP_PI# H PIOTP TP_LEON F PIO0TP_PU# TP_PU# E PIOT0P PU_ELET PIOREQ# PI_REQ# LRQ#PIO R PIO 0 PIO PIOEL_RV PIOEL_TTE0 T_ET# E PIOEL_TTE PIOO# U_O# PIO0O# NEWR_O# PIOO# U_O# PIOLKRUN# PM_LKRUN# PIOZ_OK_EN# U PIOZ_OK_RT# PIO PNEL_I0 H PIOTP PNEL_I E PIOTP P_I0 0 PIO P_I E0 PIO P_I NT#PIO PI_NT# PIOPUPWR H_PWR Type O O O O O O O O O O O O O O Type I I I I I I O O I O I I O O O O O O O I I I I O I I I I I O O PI evice IEL# REQNT# Interrupts 000 RTL00L R R REER 0 R 0 R R REER R Mini PI ard,h M-us evice M-us ddress lock enerator 000x ( ) O-IMM x ( 0 ) O-IMM 0000x ( ) Thermal ensor 000x ( ) ystem etting Frank Wang UTek omputer IN. N ustom.0,, 00 ate: heet of

3 UTeK OMPUTER IN chematic page name Frank Wang ustom,, 00 ate: heet of.0

4 H_#[:] H_T#0 H_REQ#[:0] H_#[:] H_T# H_0M# H_FERR# H_INNE# H_TPLK# H_INTR H_NMI H_MI# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_REQ#0 H_REQ# H_REQ# H_REQ# H_REQ# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# U J []# L []# M []# K []# M []# N []# J []# N [0]# P []# P []# L []# P []# P []# R []# L T[0]# K REQ[0]# H REQ[]# K REQ[]# J REQ[]# L REQ[]# Y []# U []# R []# W [0]# U []# Y []# U []# R []# T []# T []# W []# W []# Y []# W [0]# Y []# V T[]# 0M# FERR# INNE# TPLK# LINT0 LINT MI# RV[] RV[] RV[] RV[] M RV[] N RV[] T RV[] V RV[] RV[] RV[0] RV[] OKETP # NR# PRI# EFER# RY# Y# R0# IERR# INIT# LOK# REET# R[0]# R[]# R[]# TRY# HIT# HITM# PM[0]# PM[]# PM[]# PM[]# PRY# PREQ# TK TI TO TM TRT# R# PROHOT# THERM THERM THERMTRIP# LK[0] LK[] RV[] RV[] RV[] RV[] RV[] RV[] RV[] RV[] RV[0] H E H F E F 0 H F F E 0 T F F H_IERR# TPT H_PREQ# H_TK H_TI H_TO H_TM H_TRT# TPT H_PROHOT TPT TPT H_PREQ# H_TO H_TM H_TI H_TK H_TRT# T H_# H_NR# H_PRI# H_EFER# H_RY# H_Y# H_R0# H_INIT# H_LOK# H_PURT# H_R#0 H_R# H_R# H_TRY# H_HIT# H_HITM# PU ebug Port T T H_THERM H_THERM PM_THRMTRIP#, LK_PU_LK LK_PU_LK# +VP_TL+ +VP_TL+ efault trapping When Not Used R R T Ohm Ohm RN Ohm RN Ohm RN Ohm RN Ohm R Ohm R Ohm +VP_TL+ TL+ IO Voltage Reference +VP_TL+ R KOhm % R KOhm % H_#[:0] H_TN#0 H_TP#0 H_INV#0 H_#[:] H_TN# H_TP# H_INV# R PU_EL0 PU_EL PU_EL H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# TL_REF PU_EL0 PU_EL PU_EL LK F ELELEL0 R KOhm L L.Ohm L H H H E F E H F E E K J J H F K H H J N K P R L L L M P P P T R L T N M N M U [0]# []# []# []# []# []# []# []# []# []# [0]# []# []# []# []# []# TN[0]# TP[0]# INV[0]# []# []# []# []# [0]# []# []# []# []# []# []# []# []# []# [0]# []# TN[]# TP[]# INV[]# TLREF TET TET EL[0] EL[] EL[] OKETP MI []# []# []# []# []# []# []# []# [0]# []# []# []# []# []# []# []# TN[]# TP[]# INV[]# []# []# [0]# []# []# []# []# []# []# []# []# []# [0]# []# []# []# TN[]# TP[]# INV[]# OMP[0] OMP[] OMP[] OMP[] PRTP# PLP# PWR# PWROO LP# PI# H_OMP0 V V W U U U W Y Y Y W Y V 0 E F E E F F F E 0 R U U V E E H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_OMP0 H_OMP H_OMP H_OMP H_OMP H_#[:] H_TN# H_TP# H_INV# H_#[:] H_TN# H_TP# H_INV# TL+ IO uffer ompensation H_PRTP#, H_PLP# H_PWR# H_PWR H_PULP#, PM_PI# TL+ IO uffer ompensation R %.Ohm R0 %.Ohm H_OMP R %.Ohm H_OMP R %.Ohm +VP_TL+ +VP T TPT JP HORT_PIN. UTeK OMPUTER IN. N PU-YONH(HOT) Frank Wang ustom,, 00 ate: heet of.0

5 PU +VORE Mid-Frequency apacitors 0UF.V PU +VORE ulk-ecoupling apacitors 0UF.V Place these upper side inside socket cavity on L 0 0UF.V 0UF.V 0UF.V 0UF.V Place these lower side inside socket cavity on L 0UF.V 0UF.V 0UF.V + E 0UF.V Place these upper side inside socket cavity on L 0 0UF.V 0UF.V 0UF.V Place these lower side inside socket cavity on L 0UFV 0UF.V 0UF.V 0UF.V +VORE U V[] V[] V[] V[] 0 V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] 0 V[] V[] V[0] V[] V[] V[] 0 V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] V[] V[] 0 V[] V[] V[] V[] 0 V[0] V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] V[] 0 V[] V[] V[] V[] V[] V[] V[0] V[] V[] V[] V[] V[] E V[] V[00] E V[] E0 V[] VP[] E V[] VP[] E V[] VP[] E V[] VP[] E V[] VP[] E V[0] VP[] E0 V[] VP[] F V[] VP[] F V[] VP[] F0 V[] VP[0] F V[] VP[] F V[] VP[] F V[] VP[] F V[] VP[] F V[] VP[] F0 V[0] VP[] V[] V[] V 0 V[] V[] V[] VI[0] V[] VI[] V[] VI[] V[] VI[] 0 V[] VI[] V[0] VI[] 0 V[] VI[] 0 V[] V[] V[] VENE V[] V[] V[] VENE OKETP 0 0 E E0 E E E E E E0 F F0 F F F F F F0 V J K M J K M N N R R T T V W F E F E F E F E +VORE +VP_TL+ +.V R R PU +VP ecoupling apacitors UF0V 0.UF0V +VORE 0.UF0V 0.UF0V VR_VI0 VR_VI VR_VI VR_VI VR_VI VR_VI VR_VI VENE VENE + E 00UF.V 0.0UFV PU +V ecoupling apacitors 0UF.V U V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[0] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] V[00] V[0] V[0] V[] V[0] V[] V[0] V[] V[0] V[] V[0] V[] V[0] V[] V[0] V[] V[0] V[] V[0] V[] V[0] V[0] V[] V[] V[] V[] V[] V[] V[] V[] V[] E V[] V[] E V[] V[] E V[] V[] E V[] V[] E V[] V[0] E V[0] V[] E V[] V[] E V[] V[] E V[] V[] F V[] V[] F V[] V[] F V[] V[] F V[] V[] F V[] V[] F V[] V[0] F V[0] V[] F V[] V[] F V[] V[] V[] V[] V[] V[] V[] V[] V[] V[] H V[] V[] H V[] V[] H V[] V[0] H V[0] V[] J V[] V[] J V[] V[] J V[] V[] J V[] V[] K V[] V[] K V[] V[] K V[] V[] K V[] V[] L V[] V[0] L V[0] V[] L V[] V[] L V[] V[] M V[] V[] M V[] V[] M V[] V[] M V[] V[] N V[] V[] N V[] V[] N V[] V[0] N V[0] V[] P V[] V[] OKETP P P P R R R R T T T T U U U U V V V V W W W W Y Y Y Y E E E E E E E E E F F F F F F F F F +VORE Mid-Frequency apacitor Intel: UF * RF: 0UF * +VP ecoupling apacitor Intel: 0UF *, 0.UF * RF: 0UF *, 0.UF * UTeK OMPUTER IN. N PU_YONH(PWR) ustom,, 00 ate: heet of.0

6 UTeK OMPUTER IN chematic page name ustom,, 00 ate: heet of.0

7 +VP_MH +VP. ROMP For alibrating the F IO uffer H_XROMP H_YROMP OMP For lew Rate ompenssation on the F +VP_TL+ +VP_TL+ H_XOMP H_YOMP Voltage wing For Providing a Reference Voltage to The F ROMP circuits +VP_TL+ +VP_TL+ H_#[:0] H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_VREF H_#[:] H_# H_T#0 H_T# H_NR# H_PRI# H_R0# H_PURT# H_Y# H_EFER# H_PWR# H_RY# H_INV#0 H_INV# H_INV# H_INV# H_TN#0 H_TN# H_TN# H_TN# H_TP#0 H_TP# H_TP# H_TP# H_HIT# H_HITM# H_LOK# TL+ IO Voltage Reference 0.UFV +VP_TL+ R 0 % R 0 % H_XWIN H_YWIN 0.UFV LK_MH_LK LK_MH_LK# H_XROMP H_XOMP H_XWIN H_YROMP H_YOMP H_YWIN H_REQ#0 H_REQ# H_REQ# H_REQ# H_REQ# H_REQ#[:0] H_R#0 H_R# H_R# H_PULP#, H_TRY# UTeK OMPUTER IN. N N-M(HOT) ustom,, 00 ate: heet of.0

8 MH trapping F : MI trap F[:] : MH Test Mode 0 = MI x 00= Partial LK ating isable = MI x () 0 = XOR Mode Enable 0 = ll Z Mode Enable MH_F_ R KOhm = Normal Operation () F : PU trap F : IH REET isable 0 = TTranspotable PU 0 = IH Reset isable = Mobile PU () = Normal Operation () MH_F_ MH_F_ R KOhm R KOhm F : PIE raphic Lane F : F ynamic OT 0 = Reverse Lane 0 = ynamic OT isable = Normal Operation () = ynamic OT Enable () MH_F_ MH_F_ R0 KOhm R KOhm F0 : HOT PLL VO elect F : V elect 0 = Reserved 0 =.0V () = Mobility () =.V +.V MH_F_0 MH_F_ R KOhm R KOhm F : P x LK Enable F : MI Lane Reversal 0 = x Enable 0 = Normal Operation () = x Enable () = Lanes Reversed +.V MH_F_ MH_F_ R KOhm R KOhm Note: F[:] have internal pull-up while F[0:] have internal pull-down.,,0,,,,, UF_PLT_RT# LK F ELELEL0 +V R R L L MH_EL0 MH_EL MH_EL PM_MUY# 0KOhm r00 0KOhm r00, PM_THRMTRIP#,, VRM_PWR R MH_IH_YN# L H 0 H H MH_F_ MH_F_ MH_F_ MH_F_0 MH_F_ MH_F_ MH_F_ MH_F_ MH_F_ T TPT PM_EXTT#_0 PM_EXTT#_ RT_IN_MH# T R F F F H J K0 J K K J F E F E E K H H J K J F H H H H H K H 0 Y Y W W 0 U RV_ RV_ RV_ RV_ RV_ RV_ RV_ RV_ TV_ONEL_0 TV_ONEL_ RV_ RV_ RV_ RV_ RV_ F_0 F_ F_ F_ F_ F_ F_ F_ F_ F_ F_0 F_ F_ F_ F_ F_ F_ F_ F_ F_ F_0 PM_MUY# PM_EXTT#_0 PM_EXTT#_ PM_THRMTRIP# PWROK RTIN# VO_TRLLK VO_TRLT IH_YN# LK_REQ# N0 N N N N N N N N N N0 N N N N N N N N M_K_0 M_K_ M_K_ M_K_ M_K#_0 M_K#_ M_K#_ M_K#_ M_KE_0 M_KE_ M_KE_ M_KE_ M_#_0 M_#_ M_#_ M_#_ M_OOMP_0 M_OOMP_ M_OT_0 M_OT_ M_OT_ M_OT_ M_ROMP# M_ROMP M_VREF_0 M_VREF LKIN# _LKIN _REFLKIN# _REFLKIN _REFLKIN# _REFLKIN MI_RXN_0 MI_RXN_ MI_RXN_ MI_RXN_ MI_RXP_0 MI_RXP_ MI_RXP_ MI_RXP_ MI_TXN_0 MI_TXN_ MI_TXN_ MI_TXN_ MI_TXP_0 MI_TXP_ MI_TXP_ MI_TXP_ Y R W W0 W T Y Y0 U0 T0 Y W W Y W L0 F0 Y0 U V T K K F 0 E F H E F E F H E F R 0.Ohm % R 0.Ohm % M_VREF_MH MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP M_LK_R0 0 M_LK_R 0 M_LK_R M_LK_R M_LK_R#0 0 M_LK_R# 0 M_LK_R# M_LK_R# M_KE0 0, M_KE 0, M_KE, M_KE, M_#0 0, M_# 0, M_#, M_#, M_OT0 0, M_OT 0, M_OT, M_OT, M_VREF_MH 0,, LK_MH_PLL# LK_MH_PLL LK_REF# LK_REF LK_REF# LK_REF MI_TXN[:0] MI_TXP[0..] MI_RXN[0..] MI_RXP[0..] +.V LITO_Q M_VREF_MH 0.UFV UF0V UTeK OMPUTER IN. N N-M(MI & F) ustom,, 00 ate: heet of.0

9 +V L_KLTEN +.V_PIE 0KOhm RN 0KOhm RN 0KOhm RN 0KOhm RN EI_LK EI_T L_V_EN R.KOhm % LV_LLKN LV_LLKP LV_ULKN LV_ULKP LV_L0N LV_LN LV_LN LV_L0P LV_LP LV_LP LV_U0N LV_UN LV_UN LV_U0P LV_UP LV_UP TV_V TV_Y TV_ R.KOhm % J0 H0 H F E E 0 0 F F0 F J0 U L_KLTTL L_KLTEN L_LK_TL L_T_TL L LK L T L_I L_V L_VEN L_VREFH L_VREFL L_LK# L_LK L_LK# L_LK L_T#_0 L_T#_ L_T#_ L_T_0 L_T_ L_T_ L_T#_0 L_T#_ L_T#_ L_T_0 L_T_ L_T_ TV OUT TV OUT TV OUT TV_IREF TV_IRTN TV_IRTN TV_IRTN EXP OMPI EXP OMPO EXP RXN_0 EXP RXN_ EXP RXN_ EXP RXN_ EXP RXN_ EXP RXN_ EXP RXN_ EXP RXN_ EXP RXN_ EXP RXN_ EXP RXN_0 EXP RXN_ EXP RXN_ EXP RXN_ EXP RXN_ EXP RXN_ EXP RXP_0 EXP RXP_ EXP RXP_ EXP RXP_ EXP RXP_ EXP RXP_ EXP RXP_ EXP RXP_ EXP RXP_ EXP RXP_ EXP RXP_0 EXP RXP_ EXP RXP_ EXP RXP_ EXP RXP_ EXP RXP_ EXP TXN_0 EXP TXN_ EXP TXN_ EXP TXN_ EXP TXN_ EXP TXN_ EXP TXN_ EXP TXN_ EXP TXN_ EXP TXN_ EXP TXN_0 EXP TXN_ EXP TXN_ EXP TXN_ EXP TXN_ EXP TXN_ 0 F H J L M N P R T V W Y F H J L M N P R T V W Y F 0 H J0 L M0 N P0 R T0 V W0 Y 0 0 R.Ohm % RT_LUE RT_REEN RT_RE RT LK RT T HYN VYN R Ohm R00 Ohm R Ohm % E RT_LUE RT_LUE# RT_REEN RT_REEN# RT_RE RT_RE# RT LK RT T RT_HYN J RT_IREF H RT_VYN LITO_Q EXP TXP_0 EXP TXP_ EXP TXP_ EXP TXP_ EXP TXP_ EXP TXP_ EXP TXP_ EXP TXP_ EXP TXP_ EXP TXP_ EXP TXP_0 EXP TXP_ EXP TXP_ EXP TXP_ EXP TXP_ EXP TXP_ F0 H0 J L0 M N0 P R0 T V0 W Y0 0 UTeK OMPUTER IN. N N_M(RPHI) ustom,, 00 ate: heet of.0

10 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q0 M Q0 M Q M Q M Q M Q0 M Q M Q M Q#0 M Q M Q# M Q# M M M M0 M M M M M M M M M M M Q# M M M M Q M Q M 0 M M M Q# M M M M M M M Q M Q M Q# M Q0 M Q# M Q# M 0 M Q M M M Q M M Q M Q M Q0 M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q0 M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q#0 M Q# M M Q# M Q M M M M Q M Q# M M M Q M 0 M M0 M M M M 0 M M M Q# M M M M M M M M M M M M Q# M M Q# M Q M Q0 M M Q# M M Q M Q M M Q[:0] 0 M 0, M # 0, M 0, M 0 0, M R# 0, M WE# 0, M M[:0] 0 M [:0] 0, M Q[:0] 0 M Q#[:0] 0 M Q[:0] M R#, M 0, M, M #, M WE#, M, M M[:0] M Q#[:0] M [:0], M Q[:0] ate: heet of ustom 0,, 00 UTeK OMPUTER IN. N N-M(R).0 ate: heet of ustom 0,, 00 UTeK OMPUTER IN. N N-M(R).0 ate: heet of ustom 0,, 00 UTeK OMPUTER IN. N N-M(R).0 _Q0 K _Q J _Q P _Q R _Q J _Q K _Q N _Q P _Q T0 _Q V _Q0 U _Q V _Q P _Q R0 _Q W _Q Y _Q _Q V _Q R _Q P _Q0 _Q U _Q P _Q P _Q Y _Q _Q T _Q U _Q U _Q W _Q0 V _Q W _Q M _Q L _Q P _Q N _Q N _Q M _Q P _Q L _Q0 J _Q H0 _Q J _Q N0 _Q K _Q H _Q K0 _Q J _Q 0 _Q W0 _Q0 _Q W _Q Y0 _Q Y _Q W _Q Y _Q V _Q R _Q K _Q K _Q0 T _Q K _Q J _Q J 0 T V Y _# R _M_0 K _M_ R _M_ T _M M_ L _M_ H _M M_ N _Q_0 M _Q_ T _Q_ U _Q_ R _Q_ R _Q_ R0 _Q_ R _Q_ N _Q#_0 M0 _Q#_ U _Q#_ T _Q#_ P _Q#_ P _Q#_ T0 _Q#_ T _Q#_ P _M_0 Y _M_ W _M_ Y _M_ R _M_ T _M_ T _M_ U _M_ V _M_ V _M_ W _M_0 V _M M_ Y _M_ R _R# U _RVENIN# K _RVENOUT# K _WE# R UE LITO_Q UE LITO_Q _Q0 J _Q J _Q M _Q M _Q J _Q K _Q J _Q H _Q N _Q P _Q0 R _Q P _Q N _Q M _Q M _Q N _Q K _Q L _Q M _Q N _Q0 K _Q L _Q M _Q P _Q P _Q L _Q P _Q N0 _Q L _Q P _Q0 P0 _Q T _Q R _Q R _Q P _Q P _Q T _Q T _Q L _Q L _Q0 K _Q N _Q K _Q K _Q P _Q N _Q T _Q L _Q Y _Q W _Q0 P _Q N _Q V _Q T _Q N _Q L _Q _Q F _Q _Q F _Q0 _Q H _Q F _Q F 0 U V 0 _# Y _M_0 J _M_ M _M_ L _M_ N _M_ M _M_ L _M_ R _M_ H _Q_0 K _Q_ T _Q_ N _Q_ M _Q_ N _Q_ N _Q_ P _Q Q#_0 K _Q#_ U _Q#_ N _Q#_ M _Q#_ M _Q#_ L _Q#_ N _Q#_ H _M_0 Y _M_ U _M_ W _M M M_ U _M_ V _M_ U _M_ W _M_ T _M_0 U _M_ T _M_ V0 _M_ V _R# W _RVENIN# K _RVENOUT# K _WE# Y U LITO_Q U LITO_Q

11 +.V +.V +VP_MH +VP_MH ate: heet of ustom,, 00 UTeK OMPUTER IN. N N-M(PWR).0 ate: heet of ustom,, 00 UTeK OMPUTER IN. N N-M(PWR).0 ate: heet of ustom,, 00 UTeK OMPUTER IN. N N-M(PWR).0 t Package Edge t Edge Pin Location In avity.0v~.v Max:..V~.V Max:.(R ) In avity 0UF0V 0UF0V 0.UFV 0.UFV UF0V UF0V UF0V UF0V UF0V UF0V 0UF.V 0UF.V + E 00UF.V + E 00UF.V UF0V UF0V 0UF.V 0UF.V 0UF.V 0UF.V + E 00UF.V + E 00UF.V 0UF.V 0UF.V UF0V UF0V 0UF.V 0UF.V 0UF.V 0UF.V V_NTF0 V_NTF V_NTF V_NTF V_NTF Y V_NTF W V_NTF V V_NTF U V_NTF T V_NTF R V_NTF0 V_NTF V_NTF V_NTF V_NTF Y V_NTF W V_NTF V V_NTF U V_NTF T V_NTF R V_NTF0 V_NTF V_NTF V_NTF V_NTF Y V_NTF W V_NTF V V_NTF U V_NTF T V_NTF R V_NTF0 V_NTF V_NTF V_NTF V_NTF Y V_NTF W V_NTF V V_NTF U V_NTF T V_NTF R V_NTF0 V_NTF V V_NTF U V_NTF T V_NTF R V_NTF V_NTF V V_NTF U V_NTF T V_NTF R V_NTF0 V_NTF V V_NTF U V_NTF T V_NTF R V_NTF 0 V_NTF V0 V_NTF U0 V_NTF T0 V_NTF R0 V_NTF0 V_NTF V V_NTF U V_NTF T V_NTF V_NTF V_NTF V_NTF V_NTF Y V_NTF W V_NTF0 V V_NTF U V_NTF T V_NTF0 E V_NTF E V_NTF E V_NTF E V_NTF E V_NTF E V_NTF E V_NTF E0 V_NTF E V_NTF E V_NTF0 V_NTF Y V_NTF U VUX_NTF0 VUX_NTF F VUX_NTF VUX_NTF F VUX_NTF VUX_NTF F VUX_NTF VUX_NTF F VUX_NTF VUX_NTF F VUX_NTF0 VUX_NTF F VUX_NTF VUX_NTF F VUX_NTF 0 VUX_NTF F0 VUX_NTF VUX_NTF F VUX_NTF R VUX_NTF VUX_NTF0 F VUX_NTF R VUX_NTF VUX_NTF F VUX_NTF E VUX_NTF VUX_NTF VUX_NTF VUX_NTF W VUX_NTF V VUX_NTF0 T VUX_NTF R VUX_NTF VUX_NTF F VUX_NTF E VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF Y VUX_NTF0 W VUX_NTF V VUX_NTF U VUX_NTF T VUX_NTF R VUX_NTF VUX_NTF F VUX_NTF E VUX_NTF VUX_NTF VUX_NTF0 VUX_NTF VUX_NTF Y VUX_NTF W VUX_NTF V VUX_NTF U VUX_NTF T VUX_NTF R U LITO_Q U LITO_Q V_0 V_ W V_ P V_ N V_ L V_ J V_ V_ Y V_ W V_ V V_0 P V_ N V_ M V_ L V_ J V_ V_ W V_ V V_ T V_ R V_0 P V_ N V_ M V_ 0 V_ Y0 V_ W0 V_ V0 V_ U0 V_ T0 V_ R0 V_0 P0 V_ N0 V_ M0 V_ L0 V_ V_ Y V_ W V_ V V_ U V_ R V_0 P V_ M V_ L V_ V_ V_ Y V_ V V_ U V_ T V_ R V_0 P V_ N V_ M V_ L V_ P V_ N V_ M V_ L V_ P V_ N V_0 L V_ N V_ M V_ L V_ P V_ N V_ M V_ V_ V_ Y V_0 P V_ N V_ M V_ L V_ V_ V_ Y V_ W V_ P V_ N V_0 M V_ L V_ V_ V_ W V_ N V_ M V_ L V_ 0 V_ 0 V_0 Y0 V_ W0 V_ P0 V_ N0 V_ M0 V_ L0 V_ V_ V_ Y V_ N V_00 M V_0 L V_0 N V_0 M V_0 L V_0 P V_0 N V_0 M V_0 N V_0 M V_0 L V_M_0 U V_M_ T V_M_ M V_M_ U0 V_M_ V_M_ Y V_M_ W V_M_ V V_M_ U V_M_ T V_M_0 R V_M_ 0 V_M_ Y0 V_M_ W0 V_M_ V0 V_M_ U0 V_M_ T0 V_M_ R0 V_M_ P0 V_M_ N0 V_M_0 M0 V_M_ M V_M_ L V_M_ K V_M_ J V_M_ H V_M_ J V_M_ H V_M_ J V_M_ H V_M_0 V_M_ Y V_M_ W V_M_ V V_M_ U V_M_ T V_M_ R V_M_ J V_M_ H V_M_ J V_M_0 H V_M_ J V_M_ H V_M_ V_M_ J V_M_ V_M_ Y V_M_ W V_M_ V V_M_ U V_M_0 T V_M_ R V_M_ P V_M_ K V_M_ J V_M_ K V_M_ K0 V_M_ V_M_ Y V_M_ W V_M_0 V V_M_ U V_M_ T V_M_ R V_M_ P V_M_ K V_M_ J V_M_ J V_M_ J V_M_ H V_M_0 J V_M_ H V_M_ V_M_ Y V_M_ W V_M_ V V_M_ U V_M_ T V_M_ R V_M_ J V_M_0 J V_M_ J V_M_ H V_M_ K V_M_ J V_M_ H V_M_ V_M_ K V_M_ V_M_ Y V_M_0 W V_M_ V V_M_ T V_M_ R V_M_ P V_M_ V_M_ Y V_M_ W V_M_ V V_M_ T V_M_00 R V_M_0 P V_M_0 N V_M_0 L V_M_0 K V_M_0 J V_M_0 V V_M_0 J UF LITO_Q UF LITO_Q 0UF0V 0UF0V 0 0UF0V 0 0UF0V + E0 00UF.V + E0 00UF.V UF0V UF0V 0.UFV 0.UFV 0UF0V 0UF0V 0 UF0V 0 UF0V 0.UFV 0.UFV

12 PLL_R_L VTTLF_P VTTLF_P VTTLF_P V J V EN +.V_PIE +.V +.V_PLL +.V_PLL +.V_PLL +.V_HPLL +.V +.V_MPLL +V_TV +V_TV +V_TV +.V +.V_TV +.V +.V +.V_PLL +.V_HPLL +.V_PLL +.V_MPLL +V +.V_QTV +V_TV +.V +.V_TV +.V_QTV +.V +V_TV +V_TV +V_TV +V_TV +.V +.V +.V_RT +.V +.V +.V +VP_TL+ +V +V_ +V +V_ +.V +V ate: heet of ustom,, 00 UTeK OMPUTER IN. N N-M(PWR).0 ate: heet of ustom,, 00 UTeK OMPUTER IN. N N-M(PWR).0 ate: heet of ustom,, 00 UTeK OMPUTER IN. N N-M(PWR).0 Top Layer.V~.V Max:. On the Edge In avity 0.V~.0V Max:..V~.V Max: 0m.V~.V Max: 0m.V~.V Max: m.v~.v Max: m.v~.v Max: 0m.~.V Max: m.v~.v Max: 0m.V~.V Max: 0m.V~.V Max: 0m.V~.V Max: 0m 0.UF0V 0.UF0V UFV UFV T T L 00Mhz L 00Mhz L uh L uh 0.0UFV 0.0UFV L 0NH L 0NH L0 00Mhz L0 00Mhz 0.0UFV 0.0UFV UFV UFV 0.UFV 0.UFV 0.UFV 0.UFV R R 0 0.UFV 0 0.UFV VYN H V_TXLV0 0 V_TXLV 0 V_TXLV 0 V0 J V V Y V V V R V N V L V_PLL V_ V_ H V_RT0 F V_RT E V_RT V_PLL V_PLL V_HPLL F V_LV V_LV V_MPLL F V_TV H0 V_TV 0 V_TV0 E V_TV F V_TV0 0 V_TV 0 V_TV0 E0 V_TV F0 V_HMPLL0 H V_HMPLL H V_LV0 V_LV V_LV V_TV V_HV0 V_HV V_HV V_QTV H VUX0 K VUX F VUX E VUX VUX L0 VUX K0 VUX J0 VUX H0 VUX 0 VUX F0 VUX0 E0 VUX 0 VUX 0 VUX VUX F VUX E VUX VUX VUX VUX F VUX0 E VUX H VUX J VUX H VUX J0 VUX H0 VUX H VUX P VUX P VUX H VUX0 P VUX H VUX VUX F VUX E VUX Y VUX F VUX E VUX F VUX E VUX0 VTT_0 VTT_ VTT_ W VTT_ V VTT_ T VTT_ R VTT_ P VTT_ N VTT_ M VTT_ L VTT_0 VTT_ VTT_ VTT_ VTT_ Y VTT_ W VTT_ V VTT_ U VTT_ T VTT_ R VTT_0 N VTT_ M VTT_ L VTT_ VTT_ VTT_ Y VTT_ W VTT_ V VTT_ U VTT_ T VTT_0 R VTT_ P VTT_ N VTT_ M VTT_ L VTT_ R VTT_ P VTT_ N VTT_ M VTT_ R0 VTT_0 P0 VTT_ N0 VTT_ M0 VTT_ P VTT_ N VTT_ M VTT_ R VTT_ P VTT_ N VTT_ M VTT_0 P VTT_ N VTT_ M VTT_ R VTT_ P VTT_ M VTT_ VTT_ R VTT_ P VTT_ N VTT_0 M VTT_ P VTT_ N VTT_ M VTT_ R VTT_ P VTT_ N VTT_ M VTT_ R VTT_ P VTT_0 M VTT_ VTT_ VTT_ R VTT_ P VTT_ N VTT_ M UH LITO_Q UH LITO_Q 0 0.UFV 0 0.UFV 0 0.0UFV 0 0.0UFV R.KOhm R.KOhm 0.UFV 0.UFV UFV UFV 0 0.UFV 0 0.UFV R 0.Ohm R 0.Ohm 0UF0V 0UF0V 0UF0V 0UF0V UFV UFV L 00Mhz L 00Mhz UFV UFV 0 0.UFV 0 0.UFV + E 00UF.V + E 00UF.V L 00Mhz L 00Mhz UF0V UF0V R 0KOhm R 0KOhm 0 0.UFV 0 0.UFV UFV UFV UF0V UF0V 0.UFV 0.UFV 0 0.0UFV 0 0.0UFV 0.0UFV 0.0UFV L 0UH L 0UH 0UF0V 0UF0V R0 R0 0 0.UFV 0 0.UFV UFV UFV + E 00UF.V + E 00UF.V T TPT T TPT UFV UFV 0.0UFV 0.0UFV 0 0.0UFV 0 0.0UFV UF0V UF0V 0.UF0V 0.UF0V 0.UF0V 0.UF0V L 0UH L 0UH 0.UFV 0.UFV 0 0UF0V 0 0UF0V 0.UFV 0.UFV 0UF0V 0UF0V VIN # F VOUT U IT U IT 0.UFV 0.UFV 0 0.UFV 0 0.UFV 0.UFV 0.UFV 0.UFV 0.UFV 0.UFV 0.UFV L 00Mhz L 00Mhz 00 0.UF0V 00 0.UF0V 0 0.0UFV 0 0.0UFV 0UF0V 0UF0V

13 ate: heet of ustom,, 00 UTeK OMPUTER IN. N N-M().0 ate: heet of ustom,, 00 UTeK OMPUTER IN. N N-M().0 ate: heet of ustom,, 00 UTeK OMPUTER IN. N N-M().0 V_0 V_ V_ W V_ T V_ P V_ M V_ J V_ F V_ V0 V_ P0 V_0 N0 V_ K0 V_ J0 V_ H0 V_ 0 V_ F0 V_ E0 V_ 0 V_ Y V_ W V_0 V V_ R V_ N V_ J V_ V_ V_ V_ Y V_ W V_ V V_0 T V_ R V_ P V_ N V_ M V_ L V_ J V_ H V_ V_ F V_0 V_ T V_ M V_ H V_ V_ F V_ E V_ V_ K V_ H V_0 V_ V_ Y V_ W V_ V V_ T V_ R V_ P V_ N V_ M V_0 L V_ J V_ H V_ V_ F V_ V_ Y V_ W V_ N V_ H V_0 V_ F V_ E V_ V_ V_ V_ V_ V V_ R V_ H V_0 V_ V_ Y V_ W V_ V V_ T V_ R V_ P V_ N V_ M V_0 L V_ J V_ H V_ V_ F V_ V_ N V_ K V_ V_ F V_00 E V_0 V_0 V_0 W V_0 V V_0 R V_0 E V_0 V_0 Y V_0 V V_0 T V_ R V_ M V_ H V_ V_ F V_ V_ V_ H V_ V_0 F V_ E V_ V_ V_ V_ V_ Y V_ V V_ N V_ J V_0 V_ V_ Y V_ 0 V_ E0 V_ T V_ N V_ V_ T V_ N V_0 K V_ V_ E V_ V_ V_ V_ V_ W V_ U V_ P V_0 M V_ V_ V_ W V_ J V_ E V_ P V_ M V_ K V_ J V_0 V_ F V_ V_ V_ N V_ M V_ K V_ F V_ V_ K V_0 P V_ K V_ H V_ E V_ V_ V_ V_ U V_ L V_ W UI LITO_Q UI LITO_Q V_0 T V_ N V_ M V_ H V_ V_ W V_ K V_ J V_ F V_ V_0 V_ K V_ V_ F V_ E V_ V_ V_ V_ V V_ R V_00 N V_0 L V_0 V_0 Y V_0 P V_0 K V_0 J V_0 H V_0 V_0 W0 V_0 R0 V_ M0 V_ 0 V_ K0 V_ 0 V_ 0 V_ N V_ V_ W V_ K V_0 V_ V_ H V_ P V_ H V_ V_ V_ Y V_ R V_ P V_0 M V_ K V_ V V_ N V_ L V_ J V_ F V_ V_ N V_ M V_0 K V_ N V_ M V_ L V_ V_ V_ V_ T V_ K V_ V_0 V_ U V_ K V_ H V_ E V_ V V_ R V_ N V_ M V_ L V_0 V_ P V_ F V_ V_ V_ Y V_ V_ K V_ H V_ E V_0 V_ V_ Y V_ J V_ V_ V_ V0 V_ P0 V_ L0 V_ J0 V_0 0 V_ 0 V_ W0 V_ U0 V_ V_ W V_ R V_ H V_ V_ Y V_0 R V_ V_ E V_ V_ V_ V_ V_ U V_ K V_ V_00 V_0 V V_0 P V_0 L V_0 J V_0 H V_0 F V_0 V_0 R V_0 V_0 V_ V_ V_ V_ Y V_ U V_ N V_ K V_ H V_ V_0 V V_ F V_ V_ Y V_ R V_ P V_ L V_ J V_ Y V_ U V_0 R V_ J V_ F V_ V_ Y V_ W V_ V V_ L V_ H V_ V_0 F V_ V_ V_ V_ V_ T V_ R V_ P V_ K V_ J V_0 V_ V_ Y V_ U V_ T V_ N V_ J V_ H V_ F V_ V_0 L UJ LITO_Q UJ LITO_Q

14 UTeK OMPUTER IN chematic page name ustom,, 00 ate: heet of.0

15 +V +V_RT +RTT T0 TPT R T KOhm ON UF0V TT_HOLER T TPT PF0V X_RT T TPT X R 0MOhm +V_RT R Request of for MO clear function.khz PF0V X_RT U RTX RTX RTRT# L0 L L L Y LP_0,,, LP_,,, LP_,,, LP_,,, kohm R +V_RT RTRT# R R0 JRT delay should be UF0V L_JUMP ms~ms MOhm 0KOhm Y W W Y Y W INTRUER# INTVRMEN EE_ EE_HLK EE_OUT EE_IN LRQ0# LRQ#PIO LFRME# 0TE 0M# E H LP_RQ#0 LP_RQ# TPT T TPT T LP_FRME#,,, +VP_IH 0TE_IH H_0M# Z_IN0 Z_IN OE MOEM, Place Near the Open oor Z_LK_M Z_LK_OE Z_YN_OE Z_YN_M Z_RT#_OE Z_RT#_M Z_OUT_OE Z_OUT_M T_LE# T_RXN0 T_RXP0 T_TXN0 T_TXP0 R R0 R R R R0 R0 R Z_IN0 Z_IN LK_T_IH# LK_T_IH Z_LK Z_YN Z_RT# Z_OUT TRI# R.Ohm % IE_PIOR# IE_PIOW# IE_PK# INT_IRQ IE_PIORY IE_PREQ Ohm Ohm Ohm Ohm Ohm Ohm Ohm Ohm 000PF0V T 000PF0V T V U U V T U V V U R R T T T T F F E H F E H F E H0 0 F H F H E LN_LK LN_RTYN LN_RX0 LN_RX LN_RX LN_TX0 LN_TX LN_TX Z_LK Z_YN Z_RT# Z_IN0 Z_IN Z_IN Z_OUT TLE# T0RXN T0RXP T0TXN T0TXP TRXN TRXP TTXN TTXP T_LKN T_LKP TRIN TRIP IOR# IE IOW# K# IEIRQ IORY REQ PULP# TPPRTP# TPPLP# FERR# PIOPUPWR INNE# INIT_V# INIT# INTR RIN# NMI MI# TPLK# THERMTRIP# # # H_PULP#, R F H_PRTP#, H H_PLP# H_PWR H_INNE# TPT T0 F F H_INIT# H_INTR R_IN#_IH H H_NMI F H_MI# H H_TPLK# F R.Ohm % IE_P[:0] IE_P0 E IE_P IE_P F IE_P IE_P IE_P IE_P IE_P E IE_P F IE_P IE_P0 IE_P F IE_P H IE_P H IE_P IE_P H IE_P0 E IE_P F IE_P E IE_P# IE_P# R Ohm +VP_IH R Ohm H_FERR# PM_THRMTRIP#, IHM UTeK OMPUTER IN. N -IH-M() ustom,, 00 ate: heet of.0

16 +VU 0KOhm RN 0KOhm RN 0KOhm RN 0KOhm RN U_ON_O# U_O# U_ON_O# U_ON_O0# PIE_RXN_LN PIE_RXP_LN PIE_TXN_LN PIE_TXP_LN PIE_RXN_MINIR PIE_RXP_MINIR PIE_TXN_MINIR PIE_TXP_MINIR PIE_RXN_NEWR PIE_RXP_NEWR PIE_TXN_NEWR PIE_TXP_NEWR PI_[:0] PI_INT# PI_INT# U_ON_O0# U_ON_O# U_ON_O# NEWR_O# T T T PI_0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ PI_INT# PI_INT# 0.UF0V 0.UF0V 0 0.UF0V 0.UF0V T T T T T0 T T TPT TPT TPT TPT TPT 0.UF0V 0.UF0V TPT TPT TPT TPT TPT U_O# U_O# E F E E E E 0 F F0 E E E H F F E E H H K K J J M M L L P P N N T T R R R P P P P E U 0 PI Interrupt PIRQ# PIRQ# PIRQ# PIRQ# RV_ RV_ RV_ RV_ RV_ IHM U PERn PERp PETn PETp PERn PERp PETn PETp PERn PERp PETn PETp PERn PERp PETn PETp PERn PERp PETn PETp PERn PERp PETn PETp PI_LK PI_# PI_R PI_MOI PI_MIO O0# O# O# O# O# O#PIO O#PIO0 O#PIO IHM MI IF REQ0# NT0# REQ# NT# REQ# NT# REQ# NT# REQ#PIO NT#PIO PIOREQ# PIONT# E0# E# E# E# IRY# PR PIRT# EVEL# PERR# PLOK# ERR# TOP# TRY# FRME# PLTRT# PILK PME# PIOPIRQE# PIOPIRQF# PIOPIRQ# PIOPIRQH# RV_ RV_ RV_ RV_ MH_YN# MI0RXN MI0RXP MI0TXN MI0TXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MI_LKN MI_LKP MI_ZOMP MI_IROMP UP0N UP0P UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP URI# URI V V U U Y Y W W E E F F H H J J K K L L M M N N E E F E0 E 0 F F F F F E H F H0 U 0 MI_OMP URI# PI_REQ# PI_NT# PI_REQ# PI_NT# PI_REQ# PI_NT# PI_REQ# PI_REQ# PI_LOK# PLT_RT# PI_INTE# PI_INTF# PI_INT# PI_INTH# TPT TPT TPT TPT U onn. T T T T MI_RXN0 MI_RXP0 MI_TXN0 MI_TXP0 MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP PI_REQ#0 PI_NT#0 T TPT T0 TPT T TPT PI_E#0 PI_E# PI_E# PI_E# PI_IRY# PI_PR PI_RT# PI_EVEL# PI_PERR# PI_ERR# PI_TOP# PI_TRY# PI_FRME# LK_IHPI MH_IH_YN# LK_PIE_IH# LK_PIE_IH.Ohm R % U_PN0 U_PP0 U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP.Ohm R % PI_NT# PI_NT# +.V_PIE_IH R KOhm U Y NZ0PX LK_IHPI R KOhm V 0PF0V IH oot IO elect LP PI PI +V NT# NT# H H L R0.KOhm EN R. H L H uffer to Reduce Loading on PLT_RT# PI_INT# PI_EVEL# PI_REQ# PI_LOK# PI_INTE# PI_INTH# PI_ERR# PI_PERR# PI_INT# PI_INT# PI_INTF# PI_INT# PI_REQ# PI_REQ#0 PI_INT# PI_IRY# PI_FRME# PI_REQ# PI_REQ# PI_REQ# PI_TRY# PI_TOP# UF_PLT_RT#,,0,,,,, RP RP RP RP RPE RPF RP RPH RP RP RP RP RPE RPF RP RPH RP RP RP RP RPE RPF RP RPH.KOHM 0.KOHM 0.KOHM 0.KOHM 0.KOHM 0.KOHM 0.KOHM 0.KOHM 0.KOHM 0.KOHM 0.KOHM 0.KOHM 0.KOHM 0.KOHM 0.KOHM 0.KOHM 0.KOHM 0.KOHM 0.KOHM 0.KOHM 0.KOHM 0.KOHM 0.KOHM 0.KOHM 0 +V 0KOhm RN 0KOhm RN 0KOhm RN 0KOhm RN U_O# NEWR_O# Y_RT# RIN# U U U U U U U U onn. U onn. U onn. luetooth U onn. Newcard MO amera UTeK OMPUTER IN. N -IHM() ustom,, 00 ate: heet of.0

17 RIN# M_LK M_T LINKLERT# M_LINK0 M_LINK U MLK MT LINKLERT# MLINK0 MLINK RI# PIOT0P PIOTP PIOTP PIOTP LK LK F H H E P_I0 PU_elect : PU is Pentem M => Low PU is eleron M => High PU_elect PNEL_I LK_IH LK_U _PKR PM_U_TT# Y_RT# PM_MUY# M_LERT# PKR U_TT# Y_RT# PIO0M_UY# MLERT#PIO ULK LP_# LP_# LP_# PWROK 0 F TPT T ULK U#,, U# IH_PWROK 0PF0V 0PF0V, LK_EN# Q N00K_T_E TP_PI#, TP_PU# T_ET#, PM_LKRUN# 0,, PIE_WKE#,, INT_ERIRQ PM_THERM# TLE_ON WLN_LE_EN EXTMI# T_ET# VRMPWR 0 PIOTPPI# PIOPRLPVR F PIO0TPPU# TP0TLOW# PIO PWRTN# PIO E PIO LN_RT# PIOLKRUN# RMRT# PIOZ_OK_EN# U PIOZ_OK_RT# PIO PIO0 F0 WKE# PIO H ERIRQ PIO F0 THRM# PIO PIO VRMPWR PIO PIO PIO PIO PIO PIO PIO E PIO PIO IHM Y E0 0 F E R E R 0 0 E0 T_ET#0 P_I P_I PM_PRLPVR T T_LL# TPT PM_PWRTN# Int P.U UF_PLT_RT#,,0,,,,, PM_RMRT# WLN_ON# K_I# _# PNEL_I0 T TPT R 0KOhm TP_LEON Q +VU +V M_LK N00K_T_E +V Q M_T M_LK_ 0,,,, M_T_ 0,,,, M_LK_ M_T_.KOhm RN.KOhm RN.KOhm RN.KOhm RN M_LK M_T +V TP_PI# R 0KOhm TP_PU# R 0KOhm TP_LEON R0 0KOhm +VU PIE_WKE# R KOhm N00K_T_E +VU +V P_I[:0] 000: R0 00: R. 00: R.0 0: R. & R. 00: R. (Vista) P_I P_I P_I0 R 0KOhm +V R 0KOhm R0 0KOhm M_LERT# M_LINK M_LINK0 LINKLERT# WLN_ON# T_ET# T_LL# _# K_I# EXTMI# T_ET#0 0KOhm RN 0KOhm RN 0KOhm RN 0KOhm RN +VU 0KOhm RN 0KOhm RN 0KOhm RN 0KOhm RN +VU 0KOhm RN0 0KOhm RN0 0KOhm RN0 0KOhm RN0 PM_LKRUN# INT_ERIRQ PM_THERM# VRMPWR IH_PWROK R PM_RMRT# R 0KOhm RN 0KOhm RN 0KOhm RN 0KOhm RN 0KOhm 0KOhm R 0KOhm R 0KOhm R 0KOhm UTeK OMPUTER IN. N -IHM() ustom,, 00 ate: heet of.0

18 +V +V +VU +VU +VREF +VREF_U +.V +.V +.V +.V +VU +VU +V_RT +V +V +.V +V +V +.V +.V +.V_PIE_IH +V +V +.V +VU +VP +VP_IH +VP_IH ate: heet of ustom,, 00 UTeK OMPUTER IN. N -IHM(PWR).0 ate: heet of ustom,, 00 UTeK OMPUTER IN. N -IHM(PWR).0 ate: heet of ustom,, 00 UTeK OMPUTER IN. N -IHM(PWR).0 On Edge istribute in PI ection 0 0.UFV 0 0.UFV 0 0.UFV 0 0.UFV 0.UFV 0.UFV 0.UFV 0.UFV 0.UFV 0.UFV 0.UFV 0.UFV 0 0.UFV 0 0.UFV 0.UFV 0.UFV 0.UFV 0.UFV 0.UFV 0.UFV 0UF0V 0UF0V 0.UFV 0.UFV R Ohm R Ohm R R 0.UFV 0.UFV T TPT T TPT 0.UFV 0.UFV 0.UFV 0.UFV 0.UFV 0.UFV 0.UFV 0.UFV R R 0.UFV 0.UFV T T T T L 00Mhz L 00Mhz L 00Mhz L 00Mhz 0.UFV 0.UFV 0.UFV 0.UFV T TPT T TPT Vss Vss Vss Vss Vss Vss Vss Vss 0 Vss Vss0 Vss Vss Vss Vss 0 Vss Vss Vss Vss Vss E Vss0 E Vss E Vss E Vss E Vss F Vss F Vss F Vss F Vss F Vss F Vss0 Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss0 Vss H Vss H Vss H Vss H Vss H Vss H Vss J Vss J Vss J Vss0 J Vss J Vss J Vss K Vss K Vss K Vss L Vss L Vss L Vss L Vss0 L Vss M Vss M Vss M Vss M Vss M Vss M Vss M Vss M Vss M Vss0 M Vss M Vss M Vss N Vss N Vss N Vss N Vss N Vss N Vss N Vss0 N Vss N Vss N Vss N Vss N Vss N Vss N Vss N Vss P Vss P Vss0 P Vss P Vss P Vss P Vss P Vss P Vss P Vss P Vss P Vss R Vss00 R Vss0 R Vss0 R Vss0 R Vss0 R Vss0 R Vss0 R Vss0 R Vss0 T Vss0 T Vss0 T Vss T Vss T Vss T Vss T Vss U Vss U Vss U Vss U Vss U Vss0 U Vss U Vss U Vss U Vss U Vss V Vss V Vss V Vss V Vss V Vss0 V Vss W Vss W Vss W Vss W Vss Y Vss Y Vss Y Vss Y Vss Vss0 Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss0 Vss Vss Vss Vss Vss Vss Vss Vss Vss Vss0 Vss Vss Vss Vss Vss Vss E Vss E Vss E Vss E Vss0 E Vss E Vss E Vss E Vss E Vss F Vss F Vss F Vss F Vss F Vss0 F Vss Vss Vss Vss Vss Vss Vss 0 Vss Vss H Vss0 H Vss H Vss H Vss H Vss H UE IHM UE IHM 0.UFV 0.UFV T TPT T TPT + E 00UF.V + E 00UF.V 0.UFV 0.UFV 0.UFV 0.UFV UFV UFV 0.UFV 0.UFV + E 00UF.V + E 00UF.V T0 TPT T0 TPT 0.UFV 0.UFV 0.0UFV 0.0UFV JP HORT_PIN JP HORT_PIN 0.UFV 0.UFV 0.UFV 0.UFV 0.UFV 0.UFV VREF_ 0 VREF_ VREF_us F Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc 0 Vcc Vcc Vcc Vcc Vcc E Vcc E Vcc E Vcc F Vcc F Vcc 0 Vcc Vcc H Vcc H Vcc J Vcc J Vcc K Vcc K Vcc L Vcc L Vcc 0 M Vcc M Vcc N Vcc N Vcc P Vcc P Vcc R Vcc R Vcc R Vcc R Vcc 0 R Vcc T Vcc T Vcc T Vcc T Vcc T Vcc U Vcc U Vcc V Vcc V Vcc 0 W Vcc W Vcc Y Vcc Y Vcc VccMIPLL Vcc Vcc Vcc Vcc Vcc E Vcc F Vcc Vcc H Vccus E VccUPLL Vccus_0VccLN_0_ Vccus_0VccLN_0_ Y Vcc_0_ L Vcc_0_ L Vcc_0_ L Vcc_0_ L Vcc_0_ L Vcc_0_ L Vcc_0_ M Vcc_0_ M Vcc_0_ P Vcc_0_0 P Vcc_0_ T Vcc_0_ T Vcc_0_ U Vcc_0_ U Vcc_0_ V Vcc_0_ V Vcc_0_ V Vcc_0_ V Vcc_0_ V Vcc_0_0 V Vccus_VccLN V Vccus_VccLN V Vccus_VccLN W Vccus_VccLN W Vcc_VccH U Vccus_VccusH R V_PU_IO E V_PU_IO E V_PU_IO H Vcc Vcc Vcc 0 Vcc Vcc Vcc Vcc Vcc 0 Vcc Vcc Vcc Vcc Vcc Vcc 0 Vcc Vcc F Vcc Vcc 0 Vcc VccRT W Vccus P Vccus Vccus Vccus Vccus Vccus Vccus K Vccus K Vccus K Vccus 0 K Vccus L Vccus L Vccus L Vccus L Vccus L Vccus M Vccus M Vccus N Vcc Vcc 0 Vcc T Vcc F Vcc Vcc Vcc Vccus_0_ K Vccus_0_ Vccus_0_ 0 Vcc Vcc H Vcc H Vcc J Vcc 0 J Vcc F VccTPLL Vcc H Vcc 0 0 Vcc Vcc 0 Vcc 0 Vcc E0 Vcc F0 Vcc F Vcc Vcc H VPUX UF IHM VPUX UF IHM T TPT T TPT

19 UTeK OMPUTER IN chematic page name ustom,, 00 ate: heet of.0

20 M Q M M M Q M Q M M M M Q M M Q M Q M Q0 M Q M Q M Q M M0 M Q M Q0 M Q M Q M Q M Q#0 M Q M M Q M Q0 M Q M Q M M M Q M Q M Q M Q M Q M Q M Q M M Q M Q M Q0 M Q M Q M Q M Q M M Q# M Q# M Q M Q0 M M Q M Q M Q M 0 M Q M Q M_LK_R#0 M Q M Q M Q# M Q M M M M M M M Q M Q M Q M Q M Q M M M_LK_R0 M Q M Q# M Q M 0 M Q# M Q M M M M Q M M Q0 M Q M_LK_R M Q M Q M M Q# M Q M Q M Q M_LK_R# M Q# M Q M M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q0 M_VREF_IMM0,, M_OT, M 0 0, M_LK_,,,, M Q[:0] 0 M_#, M M[:0] 0 M_KE, M_KE0, M_LK_R M 0, M R# 0, M Q[:0] 0 M_LK_R0 M_T_,,,, M_#0, M Q#[:0] 0 M 0, M # 0, M [:0] 0, M_OT0, M_LK_R#0 M WE# 0, M_LK_R# +V +.V ate: heet of ustom 0,, 00 UTeK OMPUTER IN. N R O-IMM0.0 ate: heet of ustom 0,, 00 UTeK OMPUTER IN. N R O-IMM0.0 ate: heet of ustom 0,, 00 UTeK OMPUTER IN. N R O-IMM0.0 REV Type 0PF0V 0PF0V 0UF0V 0UF0V N 0.UFV N 0.UFV 0PF0V 0PF0V UF0V UF0V 0.UFV 0.UFV 0.UFV 0.UFV N 0.UFV N 0.UFV N 0.UFV N 0.UFV N 0.UFV N 0.UFV P # 0 # K0 0 K0# K K# KE0 KE 0 # R# 0 WE# L OT0 OT M0 0 M M M M 0 M M 0 M Q0 Q Q Q 0 Q Q Q Q Q#0 Q# Q# Q# Q# Q# Q# Q# Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q 0 Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q 0 Q Q Q Q Q Q0 Q Q Q 0 Q Q Q Q Q Q Q0 0 Q Q _ Q ON R_IMM_00P ON R_IMM_00P V V V V V V V V V V0 0 V V 0 VP N N 0 N 0 N NTET VREF V V V V V V V V V V0 V V V V V V V V V V0 V V V V 0 V V V V V V0 V V V V V V 0 V V V V0 V V V V V V V V V V0 V V V V 0 V V 0 V NP_N 0 NP_N 0 ON R_IMM_00P ON R_IMM_00P

21 M Q M_LK_R# M Q M M0 M Q M Q M Q M Q# M Q# M Q M Q M Q M Q# M Q M Q M Q M Q M M M Q M M M M M Q M Q M Q# M Q0 M M Q M Q M M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M M M M M Q M Q M Q M Q0 M 0 M Q M Q M 0 M M Q M Q M M M Q0 M Q M Q M M M Q0 M Q M M Q# M Q M Q0 M Q M M_LK_R# M M Q M Q M Q M M M Q M Q M Q M Q#0 M Q M_LK_R M Q# M Q M M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M M M Q M Q0 M Q M M Q M Q M Q M Q M Q# M Q M_LK_R M Q M Q M_VREF_IMM,0, M_LK_R M_OT, M 0, M_#, M WE# 0, M_KE, M_LK_R M [:0] 0, M # 0, M_#, M_T_,0,,, M_LK_R# M R# 0, M Q[:0] 0 M 0 0, M 0, M_OT, M_LK_,0,,, M_LK_R# M Q#[:0] 0 M Q[:0] 0 M_KE, M M[:0] 0 +V +V +.V ate: heet of ustom,, 00 UTeK OMPUTER IN. N R O-IMM.0 ate: heet of ustom,, 00 UTeK OMPUTER IN. N R O-IMM.0 ate: heet of ustom,, 00 UTeK OMPUTER IN. N R O-IMM.0 T Type N 0.UFV N 0.UFV 0 0PF0V 0 0PF0V N 0.UFV N 0.UFV N 0.UFV N 0.UFV N 0.UFV N 0.UFV P # 0 # K0 0 K0# K K# KE0 KE 0 # R# 0 WE# L OT0 OT M0 0 M M M M 0 M M 0 M Q0 Q Q Q 0 Q Q Q Q Q#0 Q# Q# Q# Q# Q# Q# Q# Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q 0 Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q 0 Q Q Q Q Q Q0 Q Q Q 0 Q Q Q Q Q Q Q0 0 Q Q _ Q ON R_IMM_00P_R ON R_IMM_00P_R V V V V V V V V V V0 0 V V 0 VP N N 0 N 0 N NTET VREF V V V V V V V V V V0 V V V V V V V V V V0 V V V V 0 V V V V V V0 V V V V V V 0 V V V V0 V V V V V V V V V V0 V V V V 0 V V 0 V NP_N 0 NP_N 0 ON R_IMM_00P_R ON R_IMM_00P_R R 0KOhm R 0KOhm 0PF0V 0PF0V 0UF0V 0UF0V 0.UFV 0.UFV 0.UFV 0.UFV UF0V UF0V

22 0,0 M [:0] 0, M [:0].0 +VTTR L 00Mhz +.V 0 R 0.UF0V KOhm % L 00Mhz Use voltage-divider type: R,R,0,0,L: tuff L: No tuff Use power I integrated function: R,R,0,0,L: No tuff L: tuff M_VREF_MH,0, M_VREF_IMM0,0,,0 M_#0,0 M_#,0 M_OT 0,0 M R# 0,0 M WE# M M_#0 M_# M_OT M R# M WE# M 0 M Ohm RN Ohm RN Ohm RN Ohm RN Ohm RNE Ohm RNF Ohm 0 RN Ohm RNH +0.V 0.UFV N 0.UFV N 0.UFV N 0.UFV N 0 0.UF0V R KOhm % M_VREF_IMM,0, 0,0 M 0,0 M 0,0 M_KE M M M 0 M 0 M M M M_KE Ohm RN Ohm RN Ohm RN Ohm RN Ohm RNE Ohm RNF Ohm 0 RN Ohm RNH N 0.UFV N 0.UFV N 0.UFV N 0.UFV 0,0 M,0 M_KE0 M M M M M M M M_KE0 Ohm RN Ohm RN Ohm RN Ohm RN Ohm RNE Ohm RNF Ohm 0 RN Ohm RNH N 0.UFV N 0.UFV N 0.UFV N 0.UFV For moat 0,0 M #,0 M_OT0 M # Ohm M_OT0 Ohm R R 0.UF0V +.V 00 0.UFV 0 0.UFV 0, M 0, M 0 M M M M M M 0 M 0 M Ohm RN Ohm RN Ohm RN Ohm RN Ohm RNE Ohm RNF Ohm 0 RN Ohm RNH 0.UFV N 0.UFV N 0.UFV N 0.UFV N, M_KE 0, M, M_KE M_KE M M_KE M M M M M Ohm RN Ohm RN Ohm RN Ohm RN Ohm RNE Ohm RNF Ohm 0 RN Ohm RNH 0.UFV N 0.UFV N 0.UFV N 0.UFV N, M_#, M_OT 0, M # 0, M WE# 0, M R# M 0 M M_# M_OT M # M WE# M R# M Ohm RN Ohm RN Ohm RN Ohm RN Ohm RNE Ohm RNF Ohm 0 RN Ohm RNH N 0.UFV N 0.UFV N 0.UFV N 0.UFV, M_OT, M_# M_OT M_# Ohm Ohm R0 R 0.UFV UTeK OMPUTER IN. N R TERMINTION ustom,, 00 ate: heet of.0

23 UTeK OMPUTER IN chematic page name ustom,, 00 ate: heet of.0

24 UTek OMPUTER IN ustom,, 00 ate: heet of.0

25 E UTek OMPUTER IN Title chematic : page name E ustom,, 00 ate: heet of.0

26 UTeK OMPUTER IN ustom,, 00 ate: heet of.0

27 UTek OMPUTER IN chematic page name,, 00 ate: heet of.0

28 RT_RE.Ohm <== ==> Ohm OR W= mil L RT_R_ON Ohm00Mhz RN Ohm PF0V c00 0PF0V c00 RT_REEN L RT ON RN Ohm Ohm00Mhz RN PF0V 0PF0V c00 c00 Ohm +.V V RT_RE RT_LUE L RT ON +.V RT_REEN +V 0.UF0V RT_VYN U R0 Ohm VYN_IH HYN HYN_IH VYN LVUR RT_HYN R0 Ohm Unidirectional buffers (high impedance buffers) are required on both HYN and VYN to prevent potential electrical overstress and illegal operation of the MH, since some display monitors may attempt to drive HYN and VYN signals back to MH. Ohm00Mhz RN PF0V 0PF0V c00 c00 Ohm L VYN_ON pf0v 00 L HYN_ON pf0v 00 ON RT_R_ON RT ON RT ON 0 _U_PR V +.V RT_LUE _T_ON V HYN_ON VYN_ON _LK_ON +V RT_HYN V +V RT_VYN V PLE E iodes near V port +V +V_RT_.KOHM RN.KOHM RN +V RT T _T Q R _T_V _T_ON +V 0 NW +V_RT_ N00K_T_E +V pf0v 00 RT LK _LK Q R _LK_V _LK_ON +V +V_RT_.KOHM RN.KOHM RN N00K_T_E 00 pf0v 00 UTeK OMPUTER IN RT ustom,, 00 ate: heet of.0

29 L acklight ontrol +V +V L Power R r UFV +V 0 0.0UFV able Requirement: Impedence: 00 ohm +- 0% Length Mismatch <= 0 mils Twisted Pair(Not Ribbon) Maximum Length <= " L LV Interface ON TO_ON_0P L_V_EN Q N00K_T_E R0 00KOhm r00 R 00KOhm r00 Q0 N00K_T_E R 0KOhm r00 NW 0 UFV 00 Q IV +VL L 00Mhz 0 0.UFV c00 0 0UF0V c00 0 UF0V 0 0.UFV c00 +V_L EI_LK EI_T +V_L L L LV_L0N LV_L0P LV_LN LV_LP LV_LN LV_LP LV_LLKN LV_LLKP 00Mhz 00Mhz L0 LV_UN LV_UP LV_U0N LV_U0P LV_UN LV_UP LV_ULKN LV_ULKP 00Mhz +V +V_L 0 0.UFV c PF0V 0 00PF0V INVERTER Interfacepeaker ONN. IO K_OFF#:When user push "Fn+F" button, IO active this pin to turn off back light. PNEL I = : WX+ 0x00 PNEL I = 0 : WX 0x00 PNEL I0 REERVE FOR VENOR U_PN U_PP +V L_ RN L 00Mhz L_EN RN 0OHM RN 0OHM LI_E# RN 0OHM RN 0OHM U_PN U_PP L_EN_ON L ON LI_E#_ON +V_ON 00PF0V 0.UFV c00 00PF0V 0.UFV c00 +V R 0KOhm r00 PNELI R +V R0 0KOhm r00 PNELI0 R PNEL_I PNEL_I0 _T_Y L 00Mhz +VIN_INV RN UFV c00_h ON WTO_ON_0P,, U# LI_E# L_KLTEN L_KOFF# 0 +V_L R 0KOhm r00 TW L_EN TW INTMI_P INTMI_N amera +VIN_INV LI_E#_ON L_EN_ON L ON +V_ON U_PN U_PP + 0.UFV c00 PNELI0 PNELI L +V 00Mhz E UF.V LV & INVERTER UTeK OMPUTER IN ustom.0,, 00 ate: heet of

30 UTeK OMPUTER IN chematic page name ustom,, 00 ate: heet of 0.0

31 TV OUT +V TV_V TV_V TV_V L 00Mhz ON V V V TV_Y TV_ TV_Y TV_ L0 L 00Mhz 00Mhz Y +V V TV_Y RN Ohm RN Ohm RN Ohm RN Ohm 00PF0V 00PF0V 00PF0V N 0 MINI_IN_P +V V TV_ 00 PLE E iodes near TV port UTeK OMPUTER IN TV OUT & V_IN ustom,, 00 ate: heet of.0

32 UTeK OMPUTER IN chematic page name ustom,, 00 ate: heet of.0

33 Thermal ensor M_LK +V M_T THRM_LERT# Q M_THRM N00K_T_E Q M_THRM N00K_T_E M_THRM M_THRM 00PF0V 00PF0V U LK LERT# MXM Max: m V XP XN OVERT# M_THRM M_THRM THRM_LERT# +V_THM R 0 0.UF0V +V 0KOhm RN0 0KOhm RN0 0KOhm RN0 0KOhm RN0 +V 0 H_THERM H_THERM H_THERM O#_O H_THERM O#_O H_THERM H_THERM 000PF0V Route H_THERM and H_THERM on the same layer OTHER INL mils =============== 0 mils =========H_THERM(0 mils) 0 mils =========H_THERM(0 mils) 0 mils ========= mils OTHER INL void F,Power +V +V_FN 0.0 +V +V + E UF.V NW 0.UF0V T R.KOhm +V_FN FN_PWM FN0_TH 0.0 ON IE IE 0.0 Wto_ 00PF0V 00PF0V UTeK OMPUTER IN. N THER ENOR & FN ustom,, 00 ate: heet of.0

34 UTeK OMPUTER IN chematic page name ustom,, 00 ate: heet of.0

35 XIN_LK X.Mhz XOUT_LK N00K_T_E Q N00K_T_E Q LK_U ITP_EN 0 = R Pair REQ_EL +V Latched Input elect ITP_ENPILK_F0 = PEREQ# PU_elect IN_O#, Layout Notice!! R,R,R,R,R0,R must near the lock en. less than 00mil,0,,,,0,,, +V +V LK_REF LK_REF# LK_EPI LK_PI LK_TPMPI LK_PI LK_PI LK_IHPI M_LK_ M_T_ ELPIE0_L# R ELL_# LK_PWRVE# FL FL +V_V LK_PI LK_EPI LK_PI LK_TPMPI LK_IHPI LK_PI 0 = L lock (MHz) ELL_#PILK_F ELPIE0_L#PI_LK = PU_ITP Pair = PI Express (00MHz) PI_LKREQ_EL 0 = PILK() +-0ppm0PF PF0V 0 0PF0V L 00Mhz R 0KOhm R 0 0UF0V 0KOhm 0PF0V PF0V 0PF0V 0PF0V 0.UFV R 0PF0V 0 = MHzMHz# Pair = L_LK Pair R 0.UFV 0.UFV R0 R0 Ohm 0PF0V 0 0.UFV 0.UFV 0KOhm 0.UFV R0 R 00PF0V 00PF0V 0.UFV Ohm R.KOhm R Ohm Ohm R Ohm R Ohm R0 Ohm 0KOhm R 0.UFV R R0 0PF0V +V_LK XIN_LK XOUT_LK LK_ LK_# _LK_M ELPIE0_L# _LK_PI _LK_TPMPI REQ_EL ELL_# ITP_EN R0 Ohm % In Intel K-0M R schematics: R, R use. Ohm and R uses Ohm. R 0KOhm PU_EL0 PU_EL PU_EL LK F ELEL EL0 0 U VPIEX VPIEX VPIEX PWRVE# VPU V X X FIXL_TPIEX0T L_PIEX0 FLU_MHz FLTET_MOE ELPIEX0_L#PILK PILK PILK PILKREQ_EL ELL_#PILK_F ITP_ENPILK_F0 LK T IREF I0LFT L L L H H H.V~.V Max: 00m Pin,,,, : Internal Pull-Up Pin : Internal Pull-own RN 0OHM RN 0OHM RN 0OHM RN 0OHM 0.UFV V VREF PIPIEX_TOP# PU_TOP# PULKT PULK PULKT0 PULK0 PULKT_ITPPIEXT PULK_ITPPIEX PEREQ#PIEXT PEREQ#PIEX PIEXT PIEX PIEXT PIEX PIEXT PIEX PIEXT PIEX PIEXT PIEX PIEXT PIEX OTT_MHz OT_MHz Vtt_Pwrd#P 0 +VP 0 0 TLKT TLK PEREQ# PEREQ# REFFLTET_EL REF V_VPI +V_V LK_PIE LK_PIE# LK_PIE LK_PIE# LK_PIE LK_PIE# LK_T LK_T# OT OT# PEREQ# PEREQ# REF REF0 Reserved for ebug & Expriment R KOhm 0.UFV R KOhm R KOhm +V_VREF FL FL FL +V TP_PI# TP_PU#, FL LK_MH_LK R0.Ohm % LK_MH_LK# R.Ohm % R 0.UFV LK_PU_LK R.Ohm % LK_PU_LK# R.Ohm % LK_PIE_NEWR LK_PIE_NEWR# LK_PIE_MINIR LK_PIE_MINIR# LK_MH_PLL R.Ohm % LK_MH R Ohm LK_MH_PLL# R.Ohm % LK_MH_LK LK_MH# R Ohm LK_MH_LK# LK_PIE_IH R.Ohm % LK_PU R Ohm LK_PIE_IH# R.Ohm % LK_PU_LK LK_PU# R Ohm LK_PU_LK# LK_REF R.Ohm % LK_PIE R Ohm LK_REF# R.Ohm % LK_PIE_NEWR LK_PIE# R Ohm LK_PIE_NEWR# LK_REF R.Ohm % PEREQ# R LK_REF# R0.Ohm % LK_MINIR_REQ# PEREQ# R LK_NEWR_REQ# LK_T_IH R.Ohm % LK_PIE R LK_T_IH# Ohm R.Ohm % LK_PIE_MINIR LK_PIE# R Ohm LK_PIE_MINIR# LK_PIE_LN R0.Ohm % TPT T LK_PIE_LN# R0.Ohm % TPT T0 R0 KOhm R R R R L 00Mhz R0 R0 R R0 R R R R +V 0.UFV Ohm Ohm Ohm Ohm Ohm Ohm Ohm Ohm Ohm Ohm.KOhm Ohm R0 0KOhm 0PF0V RN KOhm RN KOhm RN KOhm RN KOhm LK_PIE_LN 0 LK_PIE_LN# 0 LK_MH_PLL LK_MH_PLL# LK_PIE_IH LK_PIE_IH# LK_T_IH LK_T_IH# LK_REF LK_REF# LK_EN#, LK_IH R MH_EL0 MH_EL MH_EL +V_VPI 0 = PIEX0 Not ontrolled +V = PIEX0 ontrolled PEREQ# PEREQ# PEREQ# PEREQ# UTeK OMPUTER IN. N +V ustom PEREQ# PEREQ# 0 = PIEX Not ontrolled = PIEX ontrolled PEREQ# 0 = PIEX Not ontrolled = PIEX ontrolled () PEREQ# 0 = PIEX Not ontrolled = PIEX ontrolled () R.Ohm % R.Ohm % R.Ohm % R0.Ohm % R0 0KOhm R0 0KOhm R 0KOhm R 0KOhm LOK EN-I0,, 00 ate: heet of.0

36 UTeK OMPUTER IN chematic page name ustom,, 00 ate: heet of.0

37 T TPT PWRW# MRTHON# W W TT_WITH_P TT_WITH_P HUT_OWN# +V FORE_OFF#,,, R 00KOhm FORE_OFF# W MRTHON# PWRW# +V_E 0.UFV TP_WITH_P 0.UFV 0.UFV PWRW# R Ohm R 00KOhm T TPT PWR_W# 0 0.UFV UTeK OMPUTER IN Power on & Res Freq ustom,, 00 ate: heet of.0

38 +V +V +.V +V +V R R R R R0 00KOhm +V_IHR Q +V_IHR Q0 +.V_IHR Q +V_IHR Q Q N00K_T_E N00K_T_E N00K_T_E N00K_T_E, U_ON N00K_T_E +V +V +.V +.V +0.V +VP +V R R R R R R R 00KOhm +V_IHR +V_IHR +.V_IHR +.V_IHR +0.V_IHR Q Q Q Q Q0 +VP_IHR Q Q N00K_T_E N00K_T_E N00K_T_E N00K_T_E N00K_T_E N00K_T_E,, U_ON N00K_T_E UTeK OMPUTER IN. N IHRE & EMI P ustom,, 00 ate: heet of.0

39 UTeK OMPUTER IN chematic page name ustom,, 00 ate: heet of.0

40 XOUT_LN XIN_LN X R0 Mhz 0.UFV c00 0.UFV c00.kohm % PFV c00 PFV c00.v_tl +V_LN_ +.V_LN +.V_LN +V_LN MIP0 MIN0 MIP MIN MIP MIN MIP MIN.V_TL U0 VTRL V_ MIP0 MIN0 V_ MIP MIN V_ MIP 0 MIN V_ MIP MIN V_ V_ V_ EEK EEIUX V_ EEO EE V_ N V_ N 0 N V_ V_ IOLTE N N V_ R.KOhm r00 LN_EEK LN_EEI LN_EEO LN_EE R KOhm % R KOhm % U V K I OR O T +V +V_LN 0.UFV c00 RTL R +.V_LN_E _LN,, PIE_WKE# PIE_RXN_LN_ PIE_RXP_LN_ 0.UFV PIE_RXN_LN c00 0.UFV PIE_RXP_LN c00 LK_PIE_LN# LK_PIE_LN PIE_TXN_LN PIE_TXP_LN UF_PLT_RT#,,,,,,,.V_TL +VU +V L 00Mhz L 00Mhz +V_LN R.KOhm r UFV c00 Q 0UF0V c00 0.UFV c00 0.UFV c00 0.UFV c UFV c00 0.UFV c00.v~.v +.V_LN Typ: m Pin & : hare ap Pin & : hare ap 0.UFV Pin & & : hare ap c00 Pin & & : hare ap.v_tl R.KOhm r00 Q0 +.V_LN R.V~.V +.V_LN_E Typ: m 0UF0V c00 0.UFV c00 0.UFV c00 0.UFV c00 Pin : ap Pin : ap Pin & : hare ap Pin & : hare ap Pin & : hare ap.0v~.v +V_LN_ L Typ: 00Mhz 0m Pin & : hare ap 0UF0V c00 0.UFV c UFV c00 0.UFV c00 0.UFV c00 Pin & : hare ap UTeK OMPUTER IN. N LN-RTL ustom,, 00 ate: heet of 0.0

41 M ONN. Z_OUT_M Z_YN_M Z_IN Z_RT#_M R Ohm ON0 0 0 JP L_JUMP R +V +VU Z_LK_M +V 0.UFV c00 H LE_ H LE_ TO_ON_P PF0V hange to N0M0- LN ONN. +.V_LN R U 0 0 MIP0 MIN0 T+ TT T- MX+ MT MX- L_TRLP0 L_MT0 L_TRLM0 L_MT0 L_MT RN Ohm RN Ohm LN_ MIP MIN MIP R T+ TT T- T+ MX+ MT MX- MX+ 0 L_TRLP L_MT L_TRLM L_TRLP L_MT L_MT RN Ohm RN Ohm 00PF0V 0.UFV ML+-0% L_TRLP0 L_TRLM0 L_TRLP L_TRLM RN RN RN RN LTRLP0 LTRLM0 LTRLP LTRLM TT MT L_MT 0 0 MIN MIP T- T+ MX- MX+ L_TRLM L_TRLP _LN _LN L_TRLP L_TRLM L_TRLP L_TRLM RN RN RN RN LTRLP LTRLM LTRLP LTRLM 0 TT MT L_MT 0 MIN T- MX- L_TRLM ON 0.0UFV 0.0UFV 0.0UFV 0.0UFV M00 LTRLP0 LTRLM0 LTRLP LTRLP LTRLM LTRLM LTRLP LTRLM P_ NP_N R R R0 R R ON _LN IE IE RJ_TIP_ON L0 RJ_RIN_ON L KOhm00Mhz KOhm00Mhz RJ_TIP RJ_RIN 0 0 NP_N P_ WTO_ON_P 000PFKV 000PFKV MOULR_JK_P M & RJ+ UTeK OMPUTER IN. N ustom.0,, 00 ate: heet of

42 UTeK OMPUTER IN ustom,, 00 ate: heet of.0

43 +V +.00V~+.V Max= 0 m 0.UFV 0UF0V +.V +.V~+.V Max= m T_HT T_HLK LK_MINIR_REQ# LK_PIE_MINIR# LK_PIE_MINIR WLN_WKE# ON WKE# T_T T_HLK LKREQ# REFLK- REFLK+.V_.V_ Reserved Reserved Reserved Reserved Reserved 0 0.UFV 0UF0V +VUX_OLN 0.UFV +.00V~+.V Max= 0 m R R +V +VU Reserved R to +VU for Wake on WLN function! PIE_RXN_MINIR PIE_RXP_MINIR PIE_TXN_MINIR PIE_TXP_MINIR For N R R Reserved Reserved PERn0 PERp0 PETn0 PETp0 Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved0 W_ILE# PERT#.Vaux.V_ Reserved Reserved 0 Reserved Reserved N LE_WLN# N.V_.V_ R0 WLN_ON WLN_LE# UF_PLT_RT#,,,0,,,, M_LK_,0,,, M_T_,0,,, TPT T For NP_N NP_N MINI_R_LTH_P WLN_ON H H T T Q Q, RF_ON_W# N00K_T_E N00K_T_E WLN_ON# +VUX_OLN Q,0, PIE_WKE# WLN_WKE# N00K_T_E R UTeK OMPUTER IN. N MINIR ustom,, 00 ate: heet of.0

44 UTeK OMPUTER IN ustom,, 00 ate: heet of.0

45 +V 0 0UF0V 0.0UFV 0.0UFV 0.0UFV +V U +V 0UF0V 0.UFV 0 0 V_PIV_ V_PIV_ V_PIV_ V_PIV_ V_PIV_ V_PIV_ V_V 0.0UFV 0UF0V UF0V 0.0UFV 0 V_RIN V_ROUT V_ROUT V_ROUT V_ROUT V_ROUT V_M For PI U MOUT +V 0.UF0V PI_ R R 00KOhm +V IEL_ 0 +V --> _RT# ms < T < 00ms 0 UF0V _RET# Layout Notice!! R & R 00mil PI_[:0] PI_PR PI_E# PI_E# PI_E# PI_E#0 PI_REQ#0 PI_NT#0 PI_FRME# PI_IRY# PI_TRY# PI_EVEL# PI_TOP# PI_PERR# PI_ERR# PI_RT# PI_ PI_0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 IEL RET# PR E# E# E# E0# IEL REQ# NT# FRME# IRY# TRY# EVEL# TOP# PERR# ERR# RT# PIRT# HWPN# MEN XEN UIO UIO UIO UIO UIO 0 UIO0RIRQ# INT# INT# +V R 0KOhm 0 _HWPN# T M_EN X_EN _L _ INT_ERIRQ,, PI_INT# PI_INT# _L _ M_EN X_EN _# +V Use EEPROM R 0KOhm +V 0KOhm RN 0KOhm RN 0KOhm RN 0KOhm RN UFV V 0 WP L U T0N LK_PI, R PM_LKRUN# 0 PILK PME# LKRUN# TET 0 0PF0V R UTeK OMPUTER IN. N R-R() ustom,, 00 ate: heet of.0

46 +V U L 00Mhz V_PHYV_ V_PHYV_ V_PHYV_ V_PHYV_ UFV 0 0.UFV 0 UFV TPI UFV 0 PF0V 0 PF0V XIN_ X.Mhz +-0ppmPF XOUT_ XI XO TPN0 TPP0 0 0 R0 Ohm R Ohm 0 TP0- TP0+ 0.UFV L ommon hoke 0 LTP0- LTP0+ LTP0- LTP0+ ON TPN0 0 TP0- IEEE_ 0 _FILO 0.0UFV FIL0 TPP0 0 TP0+ IEEE _REXT R 0KOhm % 0 REXT.KOhm R R Ohm R Ohm RN RN RN RN 0OHM 0OHM 0OHM 0OHM _VREF 0.0UFV uard 00 VREF 0PF0V losed to R losed to onnector o-layout MIO x_t MIO x_t MIO x_t MIO x_t MIO 0 Mx_T MIO Mx_T MIO Mx_T MIO0 MMMx_T0 MIO0 MIO0 PWRx_WP# MMM_M_xWE# MIO x_le MIO x_le MIO0 x_e# MIO0 WP#xR# MIO00 0 MM#_x0# MIO0 M#x# MIO0 MMMLK_xRE# MIO0 MMMxPWR0 MIO0 TPT T RV MIO0 R UTeK OMPUTER IN. N R-R() ustom,, 00 ate: heet of.0

47 +V Q olve M uo daptor short problem R Mx_T x_t MMMxPWR0 0KOhm Q I0_T_E +M_V Q R 0.UFV 0.UFV 0KOhm N00K_T_E +V N00K_T_E Q Mx_T R N00K_T_E _ 0KOhm Q MM#_x0# N00K_T_E x_t +V R 0KOhm % M#x# 0PF0V +M_V +M_V 0 0.UF0V 0.UF0V MMM_M_xWE# Mx_T MMMx_T0 Mx_T M#x# Mx_T MMMLK_xRE# x_t Mx_T MMM_M_xWE# MMMLK_xRE# MMMx_T0 x_t MM#_x0# 0PF0V ON M_ X_ M_ X_ M_T X_R M_T0 X_RE M_T X_E M_IN X_LE M_T X_LE M_LK X_WE 0 M_V X_WP 0 M_ X T X_0 _T X M X X V X LK X X_ N X_ 0 _T0 X_V 0 _T N W _WP_W OM _WP_OM NP_N NP_N R_REER_P N0K MM#_x0# M#x# WP#xR# MMMLK_xRE# x_e# x_le x_le MMM_M_xWE# PWRx_WP# MMMx_T0 Mx_T Mx_T Mx_T x_t x_t +M_V x_t x_t WP#xR# UF0V 0PF0V UTeK OMPUTER IN in R REER ustom,, 00 ate: heet of.0

48 ,, U_ON, VU_ON U TY# 0 HN# PERT# O#.VOUT_.VOUT_ NEWR_O# +.V_PE R +V +.V R0 KOhm +VU,,,0,,,, UF_PLT_RT#.VIN_ UXOUT.VIN_.VIN_.VOUT_.VIN_.VOUT_ UXIN PPE# 0 PU# YRT# RLKEN N +VU_PE +V_PE PPE# PU# REFLK_EN U_PN U_PP R L 00Mhz R. U_P- U_P+ R. R00!! Expressard tandard.0: hange Pin from REERVE to MLK hange Pin from MLK to MT hange Pin from MT to +.V Neward Header ON R0 PERT# 0 00PF0V R0 0KOhm +V 0 T R0 00KOhm PE_EUEN# R0 KOHM Q0 PM0 E 0 R0 0.UF0V KOHM RN RN RN RN R R U0 OE# V Y LVV LP_FRME#,,, +V TPT R0 LK_PIE_NEWR# LK_PIE_NEWR T0 PF0V PF0V LP_FRME#_R PIE_RXN_NEWR PIE_RXP_NEWR PIE_TXN_NEWR PIE_TXP_NEWR +.V_PE +VU_PE +V_PE U_P- U_P+ PU# M_LK_ M_T_ PIE_WKE#_ PERT# LKREQ#_ PPE#_ NP_N NP_N EXPRE_R_P LK_PI,,, LP_,,, LP_0,,, LP_,,, LP_,0,,, M_LK_,0,,, M_T_ PPE# LK_NEWR_REQ# PIE_WKE#_I U PPE#_ LKREQ#_ PIE_WKE#_ M_LK_ M_T_ Neward Ejecter ON P_ P_ P_ P_ P_ PE_EUEN# E# X V +V R_EJETOR_P NTPWR 0 0.UF0V +VU +V +.V +VU_PE +VU_PE 0.UF0V 0.UF0V.0V~.V ve= 00m Max= m 0UF0V.0V~.V +V_PE ve= 000m Max= 00 m 0UF0V 0.UF0V 0.UF0V 0 UF0V 0.UF0V.V~.V +.V_PE ve= 00 m Max= 0 m 0UF0V 0.UF0V,0, PIE_WKE# Q N00K_T_E R PIE_WKE#_I REFLK_EN LK_NEWR_REQ# Q N00K_T_E LK_NEWR_REQ# UTeK OMPUTER IN. N NEWR ustom,, 00 ate: heet of.0

49 UTeK OMPUTER IN ustom,, 00 ate: heet of.0

50 +VP_MH +.V +V 0 0.UF0V 0.UF0V 0.UF0V 0.UF0V 0.UF0V 0.UF0V 0.UF0V 0.UF0V 0.UF0V +VP_MH 0.UF0V 0 0.UF0V +.V +VP_MH 0.UF0V 0.UF0V +V UTeK OMPUTER IN PMI OKET ustom,, 00 ate: heet of 0.0

51 UTeK OMPUTER IN FJ ustom,, 00 ate: heet of.0

52 EPOP# Z_LK_OE R 0KOhm _UIO PFV c00 L0 Ver _UIO UFV c00_h R R +.V 000PF0V.KOhm INTMI_P.KOhm MI_JK R.KOhm L0 For T00 INTMI_P _PKR NW 0.UFV c00 R0 KOhm 0.UFV c00 P_EEP R0 KOhm EPOP# RER_L RER_R 0 0.UFV 0.UFV R 0KOhm PIF_J R R R 0KOhm HP_J R0 0KOhm R.KOhm.KOhm.KOhm U0 0.UF0V 0.UF0V LINE_J R R _UIO _UIO 0 UFV c00_h _UIO 0.UFV c00 +V_UIO +V L +V_OE 00Mhz 0 0.UFV 0.UFV UFV c00 T00 L0 Ver R00 :R00 0KOhm change to 0K % ohm % _UIO _UIO _UIO ERPHONE_L ERPHONE_R EPOP# R PIFO +V_OE Z_OUT_OE Z_LK_OE +V_UIO 0 0PF0V 0 L0 Ver EPOP# N V URR-L(PORT--L) JREF URR-R(PORT--R) V ENTER(PORT--L) LFE(PORT--R) N N EP PIFO L0-V-R R LINE-R(PORT--R) LINE-L(PORT--L) MI-R(PORT--R) MI-L(PORT--L) -R 0 - -L MI-R(PORT-F-R) MI-L(PORT-F-L) LINE-R(PORT-E-R) LINE-L(PORT-E-L) ense EXTMI_J HP_J UFV INTMI_P INTMI_P UFV UFV 0VXR 00 UFV0VXR 00 MI_JK MI_JK UFV 0VXR 00 _R_ UFV 0VXR 00 UFV 0VXR 00 _L_ UF0V INTMI_P UF0V ERPHONE_R_0 ERPHONE_R_0 ERPHONE_L_0 L0 ERPHONE_L_0 R 0KOhm R.KOhm +V_UIO R.KOhm INTMI_N INTMI_N T00 L0 00Mhz VREF_OE UFV 0.UFV c00 _UIO _UIO Z_IN0 Z_YN_OE, Z_RT#_OE P_EEP R Ohm 0 000PF0V _UIO _UIO INTMI_P FI00_00E0NP_LF FI00_00E0NP_LF +V_UIO +V T TPT U Vout=.*(+(00KK)) MX L R HN# OUT R IN ET 000PF0V 000Mhz R c00 R R 00KOhm R MXTEUK R _UIO UFV 0.UFV R KOhm % UFV 0.UFV 0.UFV c00 0.UFV c00 _UIO _UIO _UIO _UIO OE-T00 UTeK OMPUTER IN. N ustom,, 00 ate: heet of.0

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E 0 0 0 0 0 0 0 lock iagram ystem etting * PU-YONH(HOT) PU-YONH(PWR) * N-PM(HOT) * U ONN * I ROM * LE * R Mx x Option PU YONH MEROM W W LOK EN I 0 FJr 0 0 0 N-PM(MI & F) N-PM(RPHI) N-PM(R) N-PM(PWR) 0 &

More information

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM WJ: YONH/LITO-PM/M LOK IRM PE LOK EN. I0 PE 0 MI PREMP & INT MI PE 0, PE PE PE R VRM* F TV OUT ZLI M PE LV RT ZLI L0 UIO_MP & INT PK PE PE PE nvii M PE,,,0,, PIF JK zalia PIE LP T PE,, PE,,,,0,, Yonah

More information

T53S Main BD. R1.2 Block Diagram

T53S Main BD. R1.2 Block Diagram T Main. R. lock iagram LV PE Merom PU LV / ULV PE, F F 00/ MHz LOK EN. ILPRLF-T PE FN Thermal sensor PE 0 RT HMI PE PE M Nvidia NP- M PE 0,,,,,, PE udio L PE,, 0 F PI-E X zalia LP restline PM PE 0,,,,,

More information

F8V L80V N80V N81 Montevina Block Diagram

F8V L80V N80V N81 Montevina Block Diagram FV L0V N0V N Montevina lock iagram _IN & T ON PE 0 Penryn W & LE PE HMI RT PE PE LV & INV PE INTERNL KEYOR TOUH P PE IR IO PI ROM MI IN HP&PIF OUT OPMP PE Internal MI ON PE PE PE 0 V aughter PE FVa: M

More information

CPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76

CPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76 0 lock iagram * 0 0 0 0 ystem etting * 0_PU-Merom(HOT) 0_PU-Merom(PWR) U ONN * I ROM * Fv/c 0 * 0 0_RETLINE(HOT) 0 0_RETLINE(MI & F) 0 0_RETLINE(RPHI) 0 0_RETLINE(R) 0 _RETLINE(PWR) _RETLINE(PWR) _RETLINE()

More information

Z62Ha CPU. Card Reader TPM 1.2 GIGA LAN NEWCARD DDR2 SO-DIMM1 DDR2 SO-DIMM2 AZALIA CODEC CLOCK GEN MDC CONN. DDR2 32MX16M X4. Touch Pad.

Z62Ha CPU. Card Reader TPM 1.2 GIGA LAN NEWCARD DDR2 SO-DIMM1 DDR2 SO-DIMM2 AZALIA CODEC CLOCK GEN MDC CONN. DDR2 32MX16M X4. Touch Pad. lock iagram R MXM X L RT Internal K Touch Pad ynaptics TI PU M- ebug onnector TPM. INFINEON L PU MEROM ocket-p NORTH RIE I OUTH RIE R single hannel- R single hannel- MUTIOL MHz ITP ONN. LOK EN I LPR00

More information

A8Jp/Jv/Je/Jn/Fm SCHEMATIC

A8Jp/Jv/Je/Jn/Fm SCHEMATIC Jp/Jv/Je/Jn/Fm HMTI P 0 0 0 0 ontent YTM P RF. Merom PU () Merom PU () PU P/THRML NOR LOK N. alistoga--pu alistoga--pi alistoga--r alistoga--powr alistoga--n alistoga--trap R O-IMM_0 R O-IMM_ R R TRMINTION

More information

F80Q SCHEMATIC Revision 2.00

F80Q SCHEMATIC Revision 2.00 F0Q HMTI Revision.00 P 0 0 0 0 ontent YTM P RF. PU-Penryn() PU-Penryn() PU P, Thermal enor LOK N._ILPRLF N_-0L ()--PU N_-0L ()--R/P N_-0L ()--R bus N_-0L ()--POWR N_-0L ()--POWR N_-0L ()--/trapping R O-IMM_0

More information

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1 TERE lock iagram PE FN ENR M0RMZ PE, PU T00 xx,xx eries PE PE LK EN 0 HRER RUT F MHz Power n equence PE 0 TP PE PE LV & NV RT MH-M alistoga ML 0:00000 PE,,,,0, M nterface R-MHz ual hannel R PE,, -MM X

More information

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_ : PENRYN/NTI/IH9-M/N9M- LOK IRM mall-oard ub-oard R VRM*(MX) RT MI PREMP & INT MI LZI M UIO OR L0 PE mall-oard LV HMI TouchPad PE IO PI ROM PE INTERNL KEYOR PE PE PE PE UIO_MP & INT PK PE PE PE PE nvii

More information

Z62H CPU CLOCK GEN NORTH BRIDGE DDR2 SO-DIMM0 DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ENE3925 AZALIA CODEC.

Z62H CPU CLOCK GEN NORTH BRIDGE DDR2 SO-DIMM0 DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ENE3925 AZALIA CODEC. PU MERM ocket-p ITP NN. LK EN ZH L Internal K Touch Pad ynaptics E PI FLH LV i 0 ELV RT ebug onnector TPM. INFINEN L E ENE I - PI FLH HV us Vus R LP PI i F MHz/MHz NRTH RIE UTH RIE i MUTIL MHz R ingle

More information

X51C Main BD. R1.0 BLOCK DIAGRAM

X51C Main BD. R1.0 BLOCK DIAGRAM X Main. R.0 LOK IRM Merom PU LOK EN. ILPRLF-T PE ufp FN + Thermal sensor PE, PE 0 PE LV i0elv F 00 MHz PE TV PE RT im TE R MHz R-II O-IMM X PE,, PE PE 0,,,,,, MI * PIE * Miniard WLN onn. PE New ard onn

More information

C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP.

C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP. 0 00_00_000 LOK iagram HITORY Power equence LKEN-ILPRLF-T N-_ N-_ N-_ N-_ N-_ 0 L- L- L- L- RII_-IMMs RII_-Termination MXM Interface MXM Power & N NIO_-LV & Inverter NIO_-RT 0 NIO_-VIEO NIO_-HMI onnector

More information

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset Revision History / ORIINL RELEE Model : MEI Mobile othan with INTEL M / IH-M hipset P INEX P YTEM LOK IRM P POWER IRM & EQUENE P PIO & POWER ONUMPTION P PU anias/othan-/ P PU anias/othan-/ P LOK EN I P

More information

CPU Yonah Single core Yonah Celeron Page 2. AGTL+ 133/166MHz DDR2 533/667 RC415ME. Page 5,6,7,8,9 PCIE X4 SB600. LPC 33MHz. Debug Conn.

CPU Yonah Single core Yonah Celeron Page 2. AGTL+ 133/166MHz DDR2 533/667 RC415ME. Page 5,6,7,8,9 PCIE X4 SB600. LPC 33MHz. Debug Conn. FR LOK IRM PU Yonah ingle core Yonah eleron Page TL+ MHz LV Page 0 RT Page PIE RME R ingle hannel UL R O-IMM Page,, Page,,,, PIE X MINIR Page 00 LN 000 TTNI L LP MHz ebug onn. Page NEWR Page Page,,,, H

More information

CPU. Diamondville FCBGA437. FSB533/400MHz NORTH LVDS BRIDGE 945GSE RGB. x2 DMI SOUTH BRIDGE LPC ICH7-M. Touch Pad PCIE USB USB_P1/2/3 USB_P4 USB_P7

CPU. Diamondville FCBGA437. FSB533/400MHz NORTH LVDS BRIDGE 945GSE RGB. x2 DMI SOUTH BRIDGE LPC ICH7-M. Touch Pad PCIE USB USB_P1/2/3 USB_P4 USB_P7 0_lock iagram 0_ystem etting 0_Power equence 0_lock en_ilpr 0_iamondville_U 0_iamondville_PWR 0_N-M(HT) 0_N-M(MI) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM(PWR) _-IHM() _-IHM() _-IHM() _R IMM

More information

Z96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE

Z96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE 0_lock iagram 0_ystem etting 0_Merom PU () 0_Merom PU () 0_PU P. 0_PM--PU () 0_PM--R/PE () 0_PM--R U () 0_PM--PWER () 0_PM--PWER () _PM--/TRPPIN () _IHM() _IHM() _IHM() _IHM--PEW/ () _R -IMM0 _R -IMM _R

More information

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader YTM / TP0 LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz alistoga, PI xpress x V_ R_VRF_0 TI RT V M Ver.: MP / MP R Ver.:

More information

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec YTM / MX lock iagram RTMT-.00.0W P TKUP YTM / Max.00.00, TV Out TOP INPUT OUTPUT R LK N. / MHz, R / MHz /MHz Mobile PU Yonah eleron M HOT U 00//MHz@.0V alistoga TL+ PU I/F R Memory I/F INTRT RHPI Project

More information

P901 CPU CLOCK GEN ICS9LPR G NORTH SODIMM 200P BRIDGE. AZALIA CODEC Realtek ALC269 SOUTH BRIDGE MDC MINICARD. Card Reader Alcor AU6336

P901 CPU CLOCK GEN ICS9LPR G NORTH SODIMM 200P BRIDGE. AZALIA CODEC Realtek ALC269 SOUTH BRIDGE MDC MINICARD. Card Reader Alcor AU6336 0_lock iagram 0_ystem etting 0_Power equence 0_lock en_ilpr 0_iamondville_U 0_iamondville_PWR 0_N-M(HT) 0_N-M(MI) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM(PWR) _-IHM() _-IHM() _-IHM() _R IMM

More information

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation Inventec orporation R& ivision oard name : Mother oard chematic Project : Z (anta Rosa) Version : 0. Initial ate : March 0, 00 Inventec orporation F, No., ection, Zhongyang outh Road eitou istrict, Taipei

More information

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802.

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802. Y lock iagram INPUT OUTPUT R LK N. IT V / MHz, R / MHz INT.PKR RJ MOM M ard H 0 ROM 0 Mobile PU Yonah eleron M, T PT HOT U 00//MHz alistoga,,, MINI U TXFM Phone lue-tooth OM LPT U x port U P RT PORT PORT

More information

PART for BOM only 02G GPU NB8M

PART for BOM only 02G GPU NB8M RT_TY P PRT for OM only Function U Partnumber RT TY 000 LOTION Temp Modify 0: elete E,,,, already have in location elete E, No space to add elete,,0,,,,,,, No space to add TT PU NM 00000 Title Revision

More information

2007/7/15. DDR2 x 1. DDR2 x 1 SATA1. 4 x SATA150,300 ports SATA2 SATA3 SATA4 IDE X1. USB2.0 8 ports WIFI. BIOS Flash ROM (SPI)

2007/7/15. DDR2 x 1. DDR2 x 1 SATA1. 4 x SATA150,300 ports SATA2 SATA3 SATA4 IDE X1. USB2.0 8 ports WIFI. BIOS Flash ROM (SPI) PI-EX x lot ch udio PI-EX x lot LN THERO RELTEK L PI lot PI lot V PKPL-VM/I PI-EX x PI-EX x PI-EX x zalia V PI U MHz Intel L Pentium (90/nm).Hz PU Intel MH earlake (North ridge) F 00/0/MHz MI U Intel IH

More information

L53II0 M/B and Daughter P/N LIST:

L53II0 M/B and Daughter P/N LIST: Model : LII0 P P/N:L00- P P/N:L00- Intel Merom PU + M + IH-M hipset LII0 M/ and aughter P/N LIT: LII0 M/ ffiliated FF/able P/N LIT: P0 INEX P0 YTEM LOK IRM P0 POWER IRM & EQUENE P0 PIO & POWER ONUMPTION

More information

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34 MYLL lock iagram a. Line In b. Mic In c. INT Mic d. Line Out e. INT.PKR R II O-IMM R II O-IMM P Layer tackup L: ignal L: V L: ignal L: ignal L: N L: ignal ~ LK N. IT V odec L OP MOM M ard ~ RM U / MHz

More information

CPU Diamondville N270 & N280 NORTH BRIDGE SOUTH BRIDGE. SATA FPC Conn

CPU Diamondville N270 & N280 NORTH BRIDGE SOUTH BRIDGE. SATA FPC Conn 0_lock iagram 0_ystem etting 0_Power equence 0_lock en_ipr 0_iamondville_U 0_iamondville_PWR 0_N-M(OT) 0_N-M(MI) 0_N-M(RPI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IM(PWR) _-IM() _-IM() _-IM() _R OIMM _R_Termination

More information

F3T Block Diagram. CPU S1g1 DDR2-667 PAGE 2,3,4. H.T 800 MHz C51MV PCIE *1 PCIE *1 PAGE 9,10,11,12,13 H.T MCP51 USB SATA USB 2.

F3T Block Diagram. CPU S1g1 DDR2-667 PAGE 2,3,4. H.T 800 MHz C51MV PCIE *1 PCIE *1 PAGE 9,10,11,12,13 H.T MCP51 USB SATA USB 2. FT lock iagram R M* R M* R M* R M* PE PU VORE PE,, PU g R- ual hannel R PE, O-IMM X bit H.T 00 MHz Power On equence PE LV & INV PE RT & TV OUT PE VI M PE,,,,,, PIE * MV PE,0,,, PIE * PIE * U PE MINI R

More information

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE ER_P MIN OR 00.. Tuesday, March 0, 00 TE HNE NO. X0 REV EE TE POWER TE RWER EIN HEK REPONILE IZE= VER: FILE NME: XXXX-XXXXXX-XX P/N XXXXXXXXXXXX INVENTE ER_JM OE IZE O.NUMER REV --00-L X0 X0 HEET . chematic

More information

立成网. 视频教程 LICHENGNB.COM

立成网. 视频教程 LICHENGNB.COM 本图纸版权属原厂家所有 仅在服务该产品使用者时使用 YTM / TP0 Project code: 9.Q0.00 INPUT OUTPUT LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz

More information

Yonah/RC410MD/IXP450 BLOCK DIAGRAM

Yonah/RC410MD/IXP450 BLOCK DIAGRAM YonahR0MIXP0 LOK IRM, Yonah M ufp LOK EN. I Thermal ensor (MX) LV & INV. on 0 HOT U TL.0V,00MHZ IN Jack, FN on RT on R0M,,, -link UL R O-IMM, POWER ON KTs, U X U.0 IE U 0 PI_U RU RIOH R 0 RU LOT V, V VPP,

More information

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M Project Name :IIx Platform : eleron + 0 + Park + IHM PE..... PU... 0_FF. 0...... -IHM.... 0.......... 0....... POWER... 0. ONTENT INEX YTEM LOK IRM POWER IRM & EQUENE Power on equence iagram PU Penryn

More information

INTEL PINETRAIL Platform F10T. Notes: Version : A Drawing by :Wain

INTEL PINETRAIL Platform F10T. Notes: Version : A Drawing by :Wain over sheet LOK_IRM MU_&_IRQ_ROUTIN POWER_ON_EQUENE POWER_lock POWER_UET POWER_EQUENE LOK_EN PU PU N N N N N N R_OIMMO R_TEMINTION L_ON RT IHM IHN IHM IHM U_PORT H MINIR MOEM ON LN RIHO RIHO RU L OE UIO

More information

C45/C46 Block Diagram

C45/C46 Block Diagram / lock iagram LK EN I LPR.00.00W Mobile PU Merom /., Project code:.u0.00 Project code:.v00.00 P Number : 0 Revision : - YTEM / TP0 INPUT TOUT OUTPUT V_() V_() YTEM / INPUT TOUT OUTPUT 0V_0(.) V_(.) R /

More information

Model Name: 8I945AE-AE Revision 1.1

Model Name: 8I945AE-AE Revision 1.1 Model Name: IE-E Revision. HEET TITLE HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET LOK IRM OM & P MOIFY HITORY P_L_ P_L_ P_L_ P_L_,E,F, MH-LKEPORT_HOT MH-LKEPORT_RII MH-LKEPORT_PI E, MI MH-LKEPORT_INT V

More information

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM TS: MEROM/-PM/IH-M/NM-SE LOK IRM LOK EN. ISLPRLF-T R VRM*(X) Merom PE ufp FN Thermal sensor F PE PE,, PE FS 00 MHz LVS nvii NM-SE PE RT PE POWER RESTLINE PM PIE * PE ~ R-II SO-IMM R MHz VORE PE 0 SYSTEM

More information

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25 LT- lock iagram YTEM / TP0 INPUT OUTPUT 0 /MM M/M Pro/x 0 RJ ONN EXT MI LK EN ILPR Thermal ensor/ Fan control MT RII / RII / lot lot Ricoh R ardreader OROM M0/M 0/00M/000M TLE RJ ML0 ONN RELTEK H UIO OE

More information

SWITCH BD ASSY R40II1 REV:02 PCB SW BD R40IIx REV *11.50*1.2 6L +*V_AUX +*V +*V_LDO +*V_DDR OFF. AC/DC S4/Moff (Suspend to Disk) OFF OFF OFF

SWITCH BD ASSY R40II1 REV:02 PCB SW BD R40IIx REV *11.50*1.2 6L +*V_AUX +*V +*V_LDO +*V_DDR OFF. AC/DC S4/Moff (Suspend to Disk) OFF OFF OFF Intel Penryn PU + antiga + IHM hipset R0IIx M/ / 0 VER PE 0 0 LK IRM MIELLNEU 0 PI 0 0 PU Penryn of PU Penryn of 0 N antiga of 0 N antiga of 0 N antiga of 0 N antiga of N antiga of N antiga of LK ENERTR

More information

AMD CPU S1g1 ATI RS690M ATI SB600

AMD CPU S1g1 ATI RS690M ATI SB600 .'' active matrix color TFT.'' WX/WX ual hannel LV I/F PE PE PE RT TV OUT VI PE KEYP MTRIX PE PE LE ontrol, uage PE PE PE PE V VORE PE 0 PU VORE PE,, M Turion Mobile ual ore(taylor, pin,w,r,tl-0///0) M

More information

CPU NORTH BRIDGE SOUTH BRIDGE

CPU NORTH BRIDGE SOUTH BRIDGE 0_lock iagram 0_System Setting 0_Power Sequence 0_lock Gen_ISLPR 0_iamondville_US 0_iamondville_PWR 0_N-GMS(HOST) 0_N-GMS(MI) 0_N-GMS(GRPHI) 0_N-GMS(R) _N-GMS(PWR) _N-GMS(PWR) _N-GMS() _S-IHM(PWR) _S-IHM()

More information

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2.

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2. R lock iagram LK EN. / MHz R MI In x I LPR / MHz odec L /MHz ZLI OP MP Q INT.PKR x OK E R PI-E PI-Express U.0 PORT/PORT Repeater/ PIEQX0 ock Port x Jack In x RJ- Ethernet Port x HMI x RT x U.0 x udio In

More information

Canary2 Block Diagram

Canary2 Block Diagram anary lock iagram 0- V_0 0V_0 Line Out R II IN LK N. IT V RJ- RIL PORT, RT HOT U lviso-m MI I/F IH-M PT Port Replicator ( PIN) PRINTR MHz 00MHz ROM 0 P PI U LP U MI LIN IN LIN OUT TV OUT K TM R 00/MHz

More information

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Project Code & Schematics Subject:

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date)   Project Code & Schematics Subject: Page of chematics Page 0 chematics Page Index 0 lock iagram 0 Penryn(HOT U) / 0 Penryn(HOT U) / 0 Penryn (Power/nd) / 0 LOK N 0 antiga (HOT) / 0 antiga (MI) / 0 antiga (RPHI) / 0 antiga (RII) / antiga

More information

On Board Device: Main Memory: Dual-channel DDR-II * 4 (Max 8GB) Expansion Slots: PCI EXPRESS X16 SLOT *2 PCI EXPRESS X1 SLOT * 1 PCI SLOT * 2

On Board Device: Main Memory: Dual-channel DDR-II * 4 (Max 8GB) Expansion Slots: PCI EXPRESS X16 SLOT *2 PCI EXPRESS X1 SLOT * 1 PCI SLOT * 2 ONTENT over, lock diagram Intel L PU HEET - - TX Version:. NVII R IMM,,, R Terminations NVII R0 NVII MP PI lot & - - - - PU: Intel Pentium edar Mill / Prescott, Pentium mithfield / Presler and onroe /

More information

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC.

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC. E YTEM / Project code: TP P0 lock iagram YTEM / Mobile PU PWQI LK EN. ILPRYLFT-P RTMT-0-V-RT HOT U Penryn, /00/0MHz@.0V Line Out odec H udio PI-E/U.0 L IHM New card PIe ports MI In PI/PI RIE M/M Pro/ U.0

More information

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA lba iscrete TI M-LP gr chematics ufp Mobile Penryn Intel antiga-pm + IHM 00-0- REV : : Nopop omponent M : Pop when antiga is M PM : Pop when antiga is PM /P : OM control if antiga is PM Wistron

More information

Leopard2 Block Diagram

Leopard2 Block Diagram LK N I0 Leopard lock iagram Mobile PU othan V_UX onn PMI Power LOT witch TP0 /M in ard lost PI RU /M/MM/M lviso Host U 00/MHz V TI MP Mini-PI 0.a/b/g RJ ONN RJ ONN 0, 0/00 RTL00 MOM M ard, PI U -LINK,,,,,0,,,

More information

G60J Schematics for Calpella Platform Rev. 1.5

G60J Schematics for Calpella Platform Rev. 1.5 YTEM PE REF. 0. lock iagram 0. ystem etting 0. PU()_MI,PE,FI,LK,MI 0. PU()_R 0. PU()_F,RV,N 0. PU()_PWR 0. PU()_XP. R()_O-IMM0. R()_O-IMM. R()_/Q Voltage. VI ontroller 0. PH()_T,IH,RT,LP. PH()_PIE,LK,M,PE.

More information

S Note-3 Block Diagram

S Note-3 Block Diagram Jan. ' Keyboard Light Thermal ensor MX99 LM I us / M us TML TRFN LIN OUT Int. MI MI IN RJ ONN Mus UNUFFR On-oard R OIMM x,,,, H 9 -PIN R OIMM UNUFFR R OIMM ocket, OP MP MX9 9 O 9,, Modem/luetooth U U lock

More information

Morar Block Diagram 2005/05/28

Morar Block Diagram 2005/05/28 Morar lock iagram 00/0/ LK N. Mobile PU Project ode:.0.00 YTM / TP0, P:00- R II 0 MHz R II 0 MHz IT V,, HOT U Intel 0ML MI I/F 0MHz 00MHz,,,,0 R_VRF V_ R_VRF_ Line In Int. MI In, odec L 0MHz 0MHz LINK

More information

U35JC SCHEMATIC Revision 1.0

U35JC SCHEMATIC Revision 1.0 YTEM PE REF. PE ontent lock iagram ystem etting PU()_MI,PE,FI,LK,MI PU()_R PU()_F,RV, PU()_PWR PU()_XP R O-IMM_0 R O-IMM_ R _Q VOLTE 0 PH_IEX()T,IH,RT,LP PH_IEX()_PIE,LK,M,PE PH_IEX()_FI,MI,Y PWR PH_IEX()_P,LV,RT

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N ate: //00 heet of File: :\User\..\MFO.choc rawn y: NIN_P NIN_N NOUT_P NOUT_N N_N N_P LE OLK_P OLK_N NTROUT_P NTROUT_N IN_P LK_P LK_N NV_P IN_N NV_N VO MFO.choc TK TI TO TK TI TO LK _IN ONE HWP INIT_ M

More information

Model Name: 965P-DQ6. Revision 1.01F

Model Name: 965P-DQ6. Revision 1.01F Model Name: P-Q HEET TITLE Revision.0F HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET OM & P MOIFY HITORY LOK IRM POWER MP P_L_ P_L_ P_L_ P_L_ MH-ROWTER_HOT MH-ROWTER_RII MH-ROWTER_PI E, MI MH-ROWTER_T V MH-ROWTER_

More information

M630/M640 Main Board.

M630/M640 Main Board. chematics Page Index ( / Revision / hange ate) Page of chematics Page Rev. ate Page 0 chematics Page Index 0 lock iagram 0 Merom(HOT U) / 0 Merom(HOT U) / 0 Merom(Power/nd) / 0 0 LOK N 0 restline (HOT)

More information

Pamirs UMA Block Diagram

Pamirs UMA Block Diagram RJ ONN /IO/MM M/M Pro/x LK N ILPRKLFT-P RII / lot 0 RII / Ricoh R ardreader 0/00 NI Marvell 0 lot, Pamirs UM lock iagram RII hannel R II hannel PI LI Intel PU Meron M/M V F: or 00 MHz,, Host U /MHz restline-m/ml

More information

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU.

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU. M lock iagram RII lot 0 RII lot Power witch RJ ONN Line In INT.PKR Line Out (PIF) RJ INT. MI rray igital HMI (PIF),, Mini ard_ Robson Mic In -T ONN RII hannel RII hannel MP MP MOM -T IL 0/00 ontroller

More information

AG1(Alviso) Block Diagram 2005/11/01

AG1(Alviso) Block Diagram 2005/11/01 (lviso) lock iagram 00//0 LK N. Mobile PU Project ode:.0.00 P:0-0 Line Out R II 00 MHz R II 00 MHz Line In Int. MI In INT.PKR P Layer tackup L: ignal L:V L: ignal L: ignal L: N L: ignal IT V,, odec L OP

More information

CPU Intel Penryn (Socket P) 3,4. FSB 800/1067 MHz. Cantiga GM LVDS. Panel CRT VGA. x4 DMI. 34 x 34mm 1329 FCBGA HDMI 10~15 DMI X4.

CPU Intel Penryn (Socket P) 3,4. FSB 800/1067 MHz. Cantiga GM LVDS. Panel CRT VGA. x4 DMI. 34 x 34mm 1329 FCBGA HDMI 10~15 DMI X4. NOTE " UM lock iagram 00/0/ PU Intel Penryn (Socket P), FS 00/0 MHz Thermal Sensor G0 FN 0 0 LOK GEN. ISLPRSGLFT RII SOIMM, RII antiga GM x MI LVS VG Panel RT RII SOIMM, RII x mm FG HMI LEVEL SHIFTER PERIOM

More information

N61Jv SCHEMATIC Revision 2.0

N61Jv SCHEMATIC Revision 2.0 YTEM PE REF. PE ontent lock iagram ystem etting PU()_MI,PE,FI,LK,MI PU()_R PU()_F,RV, PU()_PWR PU()_XP R OIMM_0 R OIMM_ R _Q VOLTE VI controller 0 PH_IEX()T,IH,RT,LP PH_IEX()_PIE,LK,M,PE PH_IEX()_FI,MI,Y

More information

1101HA Block Diagram (Silverthorne / Poulsbo)

1101HA Block Diagram (Silverthorne / Poulsbo) 0_LK RM 0_H P etting 0_E Pin efine 0_Power equrnse 0_Power equence 0_Power equence escription 0_lock en_lpr 0_PU-LVERTHRNE () 0_PU-LVERTHRNE () 0_PU-LVERTHRNE () _H_Poulsbo_HT () _H_Poulsbo_R () _H_Poulsbo_LV/V

More information

CPU Merom-CM ATI RC415M ATI SB600

CPU Merom-CM ATI RC415M ATI SB600 PE FN + ENR MXM PU Merom-M PE, PE PE LK EN HRER RUT LV & NV PE RT UT PE F MHz T RM R- ual hannel R -MM X Power n equence PE 0 PE PE 0 /TT N PU VRE KEYP MTRX PE PE NTNT KEY T/P PE 0 E T0/ TV UT PE,0 LP

More information

A8E/A8S Merom/GM965/PM965 BLOCK DIAGRAM CPU ... MEROM. 3,4 HOST BUS CRESTLINE GM965/PM965 11~15 X4 DMI PCI EXPRESS X1 3 3 SYSTEM

A8E/A8S Merom/GM965/PM965 BLOCK DIAGRAM CPU ... MEROM.  3,4 HOST BUS CRESTLINE GM965/PM965 11~15 X4 DMI PCI EXPRESS X1 3 3 SYSTEM E/S Merom/GM/PM LOK IGRM E Sub block iagram / OM option VI ual H. HOST US RT & TV ON LVS & INV ON VORE R SRM /MHz SYSTEM.VS &.0VS R & VTT +VO & +.VS HRGER PI ETET PROTET LO SWITH FLOWHRT VG ON US x /T

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Rev M/B P/N:

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Rev M/B P/N: Page 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram Merom(HOT U) / Merom(HOT U) / Merom(Power/nd) / LOK N restline (HOT) / restline (MI) / restline (RPHI) / restline (RII) /

More information

SHELBY-INTEGRATED CLOCKS ICS PG 17. sdvo SI1362 PG 18 USB2.0 (P5,P6) USB2.0 (P3,P4) USB2.0 (P7) 1394 CONN PG 25 USB2.

SHELBY-INTEGRATED CLOCKS ICS PG 17. sdvo SI1362 PG 18 USB2.0 (P5,P6) USB2.0 (P3,P4) USB2.0 (P7) 1394 CONN PG 25 USB2. IMVP- PU VR PG RUN POWER SW PG UIO ST00 PG, / +V_SR +VSUS PG /TT ONNETOR TT SELETOR TT HRGER POWER / R-SOIMM PG, R-SOIMM PG, ST - H PG Internal Media ay -ROM PG S/PIF to OK PG udio Jacks PG RJ to OK PG

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

10.1" LCD PANEL P28 LVDS. CPU PineView-M VGA. D-Sub P26. 22mm x 22mm P6~P11. DMI x 2 AUDIO CODEC. Tiger Point HDA REALTEK ALC269Q

10.1 LCD PANEL P28 LVDS. CPU PineView-M VGA. D-Sub P26. 22mm x 22mm P6~P11. DMI x 2 AUDIO CODEC. Tiger Point HDA REALTEK ALC269Q M F lock iagram R.0 TI harger QRHR P. Inputs Outputs LOK EN. LRKLFT P RII OIMM P~P RII PU PineView-M LV 0." L PNEL P TOUT _IN T+ ystem / TPRER P. Inputs Outputs mm x mm P~P V -ub P TOUT +VLW +VLW +VLW_LO

More information

MS Last Schematic Update Date: 11/06/2002

MS Last Schematic Update Date: 11/06/2002 over heet lock iagram MIN LOK EN & IE ONNETOR mp- INTEL PU ockets INTEL rookdale- /L MH R LOT R TERMINTOR INTEL IH H00 & VI TV OUT PI LOT / FWH U PORT LP I/O(Ms LPM) OM & LPT & F & FN K / M ONNETOR / POV

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

Beyonce UMA Schematics Document. ufcpga Mobile Merom Intel Crestline-GM + ICH8M REV : -2 (DELL:A00)

Beyonce UMA Schematics Document. ufcpga Mobile Merom Intel Crestline-GM + ICH8M REV : -2 (DELL:A00) eyonce UM chematics ocument ufp Mobile Merom Intel restline-m + IHM 00-0- REV : - (ELL:00) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM ize ocument Number

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

Z96J DDR2 SO-DIMM1 DDR2 SO-DIMM0 AZALIA CODEC NEWCARD MINICARD CLOCK GEN MDC BRIDGE BRIDGE SOUTH NORTH CPU. Card Reader M56P TPM 1.2 ATI LAN AUDIO AMP

Z96J DDR2 SO-DIMM1 DDR2 SO-DIMM0 AZALIA CODEC NEWCARD MINICARD CLOCK GEN MDC BRIDGE BRIDGE SOUTH NORTH CPU. Card Reader M56P TPM 1.2 ATI LAN AUDIO AMP R Mx x Option P. YONAH W CPU MEROM P.~ W CLOCK EN IC 0 P. ZJ R Mx x P. PB MHz THERMAL CONTROL P. LC CRT P. P. TV-OUT P. ATI MP PCI-E X NORTH BRIE Intel PM P.~0 P.~ R R R O-IMM0 P.0~ R O-IMM IA ROM TPM.

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

Thurman UM chematics ocument ufp Mobile Merom Intel restline-m + IHM 00-0- REV : (ELL:X0) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Thurman UM ize ocument Number

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

H-LCD700 Service Manual

H-LCD700 Service Manual H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug

More information

ZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga

ZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga TVOUT TFT L Panel." WSXG+ X'TL M VI RT luetooth US US P P P P P amera Module(.M) P in ardreader (SMS ) P US US Port x US0~ P VI TVout LVS VG Media-ay O/nd H/nd attery P X'TL.MHZ lock Generator H IS0GLF

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector.

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE - Power us and Switches

More information

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5 ate: may 0 Kiad.... ize: Id: / RPIVR alarm v. File: rpialarm.sch heet: / pittnerovi.com P0 P P 0 P0 PI VR_ IRQ IRQ VR_ V R0 00k RFM_IRQ PWM LOOP LOOP0 comm comm.sch 00uF/.V R0 00k V VR_ K VR_ V V RT P0

More information

MS-6719 Ver:1.0. MEDION ****** Ver:0B

MS-6719 Ver:1.0. MEDION ****** Ver:0B MI VRM.x M- Ver:. MEION ****** Ver: INTEL ocket ommand ddress U ata U PU lock R IMM Terminator PU: Pentium socket- Processor ystem hipset: I(N) I() On oard Function hip: LP I/O-WHF IEEE ERE-FW LN-Realtek

More information

Merom. Page 3,4 HOST. 667/800MHz NORTH BRIDGE INTEL. Crestline. Page 5 ~ 10. DMI Interface SOUTH BRIDGE INTEL ICH8-M.

Merom. Page 3,4 HOST. 667/800MHz NORTH BRIDGE INTEL. Crestline. Page 5 ~ 10. DMI Interface SOUTH BRIDGE INTEL ICH8-M. MS- VER :.0 0 : LOK IRM 0 : PLTFORM 0 : Merom- (HOST US) 0 : Merom- (POWER/N) 0 : RESTLINE- (HOST US) 0 : RESTLINE- (MI/V) 0 : RESTLINE- (R) LVS 0 : RESTLINE- (POWER-) Page 0 : RESTLINE- (POWER-) 0 : RESTLINE-

More information

J400 C UF,50V,20% V-STBY 10.0K,1%,1/4W R63 R61 1M,5%,1/4W V-STBY R K,1%,1/4W AC-OK RY3A R11INT 1 NC NO COM 47K,5%,1/4W R11

J400 C UF,50V,20% V-STBY 10.0K,1%,1/4W R63 R61 1M,5%,1/4W V-STBY R K,1%,1/4W AC-OK RY3A R11INT 1 NC NO COM 47K,5%,1/4W R11 MNL-PIN J MNL-PIN J MNL-PIN J MNL-PIN J J00-00 MNL-PIN J MV J MNL-PIN PHS-REF (Sh. ) IN-RET (Sh.,) -OK (Sh. ) HOT-IN 0V(US) 00V(INT) MV LIN-XFER (Sh. ) +V OOST (Sh. ) TRIM (Sh. ) MNL-PIN MNL-PIN 0V(US)

More information

Appendix B:Schematic Diagrams

Appendix B:Schematic Diagrams ppendix B: This appendix has circuit diagrams of the M0E/M0E notebook s PB s. The following table indicates where to find the appropriate schematic diagram. iagram - Page iagram - Page iagram - Page ystem

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

0_lock iagram 0_ystem etting 0_Power equence 0_E Pin efine 0_HTRY 0_lock en 0_othan_HT 0_othan_PWR_ 0_0ML_HT_M 0_0ML_RM _0ML_V_LV_TV _0ML_PWR _0ML H-M_zalia_P_P_LN _H-M_U_PE_M_E_T _H-M_PWR nboard RM_Top

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

915A01 Schematic Page Index

915A01 Schematic Page Index Foxconn Precision o. Inc. chematic Page Index Fab. ate: //. Index Page. Topology. Rest Map. lock istribution. Power elivery Map. Power equence. K locken. VR. (, P). VR. (). R POWER. Power.V/.V..V_MH. L

More information

Page 0 0 0 0 0 0 0 0 09 0 9 0 9 0 9 0 chematics Page Index ( / Revision / hange ate) of chematics Page chematics Page Index lock iagram R (MI,PE,FI) R (LK,MI,JT) R (R) R (POWER) R (RPHI POWER) R (N) R

More information

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2 INPUT V INPUT V PGE PGE OMMUNITIONS OMMUNITIONS PGE INPUT V INPUT V PGE INPUT V INPUT V PGE POWER ISTRIUTION POWER ISTRIUTION PGE INPUT V INPUT V PGE LOK ISTRIUTION LOK ISTRIUTION PGE USF USF.prj 0th ve.

More information

CPU NORTH BRIDGE SOUTH BRIDGE

CPU NORTH BRIDGE SOUTH BRIDGE 0_lock iagram 0_ystem etting 0_ower equence 0_lock en_lr 0_iamondville_U 0_iamondville_WR 0_N-M(HT) 0_N-M(M) 0_N-M(RH) 0_N-M(R) _N-M(WR) _N-M(WR) _N-M() _-HM(WR) _-HM() _-HM() _-HM() _R MM _R_Termination

More information