T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM
|
|
- Edwina Bailey
- 5 years ago
- Views:
Transcription
1 TS: MEROM/-PM/IH-M/NM-SE LOK IRM LOK EN. ISLPRLF-T R VRM*(X) Merom PE ufp FN Thermal sensor F PE PE,, PE FS 00 MHz LVS nvii NM-SE PE RT PE POWER RESTLINE PM PIE * PE ~ R-II SO-IMM R MHz VORE PE 0 SYSTEM TV OUT PE,,, F PE PE PE 0~ igaln RTL MI * LZI M PIE * UIO OR L0 IH-M zalia PI.VS&.VS PE ardus RIOH R IE us ST us PE PE 0 LO SWITH MOS PROTET PE eug port PE PE PE Express ard (New ard) PE Power oard FLOWHRT PE PE /T PE US * ports PT O PE PE POWER SINL ST H PE, PE PE ETET PE PE PE 0 ard Reader PE K ischarge HRER T US.0 us FWH LE PE PE PE TPM PE SHUTOWN# PE ~0 PE 0, PE Vore&.VO Express ard PE PE T/P PE PE SPIF JK PE Switch oard igitally signed by dd N: cn=dd, o=dd, ou=dd, =ddddyahoo.com, c=us ate: :: 0'00' Title : LOK IRM SUSTeK OMPUTER IN PE ustom Lorentz_hang TS.0 ate: Tuesday, ugust, 00 PE Miniard WLN LP PE PE PE PE UIO_MP & INT SPK LN IO PE R&VTT PE MI PREMP & INT MI.VS,.0VS 0
2 Reset I V _T_SYS V V_E PWRSW#_E V_E PM_RSMRST# ITE VSUS_ON SLP_S# To E IH SLP_S# VRMPWR L_PWROK PWROK VSUS_# 0 SUS_ON H_PWR PLT_RST# H_PURST# PM Merom L_PWROK PWROK IH_PWROK 0.VS.VS.VS.VS VS VS VS elay ms PU_PWR.V V V V LL_SYSTEM_PWR SUS_ON SUS_ON SUS_ON PM_PWRTN# E E_LK_EN VSUS VSUS VSUS Power On SWITH LK_PWR LK en. LK_PWR asserted when both PM_SUS# and VRM_PWR are high. Power On Sequence PU_VRON VORE Title : PowerOn sequence SUSTeK OMPUTER IN ustom TS.0 ate: Tuesday, ugust, 00 Lorentz_hang 0
3 0 H_#[:] 0 H_REQ#[:0] H_#[:0] H_#[:0] 0 H_#[:] T00 T0 H_REQ#[:0] ONTROL H E H_S# H_NR# H_PRI# H F E H_EFER# 0 H_RY# 0 H_SY# 0 F H_REQ#0 0 0 H_IERR# R0 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# VP Ohm H_INIT# E F E F E E K J J H F K H J H H [0]# []# []# []# []# []# []# []# []# []# [0]# []# []# []# []# []# STN[0]# STP[0]# INV[0]# N K P R L M L M P P P T R L T N L M N []# []# []# []# [0]# []# []# []# []# []# []# []# []# []# [0]# []# STN[]# STP[]# INV[]# T RP 0 R0# IERR# INIT# []# []# []# []# []# []# []# []# [0]# []# []# []# []# []# []# []# STN[]# STP[]# INV[]# Y V V V T U U Y W Y W W Y U H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# T T T T T T0 T T T T T STPLK# LINT0 LINT SMI# M N T V F RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV0 H_PREQ# H_TK H_TI H_TO H_TMS H_TRST# H_R# T T T VP R0 KOhm % THERML H_PROHOT_S# PU_THERM_ PU_THERM_ PROHOT# THRM THRM THERMTRIP# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# 0 0 []# []# [0]# []# []# []# []# []# []# []# []# []# [0]# []# []# []# STN[]# STP[]# INV[]# E 0 E F E F E F 0 H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# PM_THRMTRIP#, LK_PU_LK LK_PU_LK# 0.UF/0V R0 KOhm % H_STN# H_STP# H_INV# TL_REF % KOhm % KOhm T T T T R0 R0 H LK LK[0] LK[] F F TLREF TEST TEST TEST TEST TEST TEST SEL[0] SEL[] SEL[] PU_SEL0 PU_SEL PU_SEL Zo= ohm, 0." max for TLREF T RP XP_PM# T XP/ITP SINLS H_HIT# H_HITM# MIS OMP[0] OMP[] OMP[] OMP[] R U Y PRSTP# PSLP# PWR# PWROO SLP# PSI# E E H_STN# 0 H_STP# 0 H_INV# 0 omp0, connect with Zo=. ohm, make trace length shorter than 0.". omp, connect with Z0= ohm, make trace length shorter than 0.". H_STN# 0 H_STP# 0 H_INV# 0 H_OMP0 H_OMP H_OMP H_OMP R0 R0 R0 R0 SOKET.Ohm.Ohm.Ohm.Ohm % % % % PM[0]# PM[]# PM[]# PM[]# PRY# PREQ# TK TI TO TMS TRST# R# 0 H_STN#0 H_STP#0 H_INV#0 H_STPLK# H_INTR H_NMI H_SMI# 0M# FERR# INNE# E HIT# HITM# H_PURST# 0 H_RS#0 0 H_RS# 0 H_RS# 0 H_TRY# 0 H_0M# H_FERR# H_INNE# []# []# []# [0]# []# []# []# []# []# []# []# []# []# [0]# []# []# []# []# []# ST[]# H_LOK# 0 H_RS#0 H_RS# H_RS# H_PRSTP#,, H_PSLP# H_PWR# 0 H_PWR H_PUSLP# 0 PM_PSI# T T T0 RESERVE T0 Y U R W U Y U R T T W W Y U V W V REQ[0]# REQ[]# REQ[]# REQ[]# REQ[]# H F F T RP H_ST# K H K J L LOK# RESET# RS[0]# RS[]# RS[]# TRY# IH EFER# RY# SY# R ROUP H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# 0 S# NR# PRI# H_ST#0 H_REQ#0 H_REQ# H_REQ# H_REQ# H_REQ# U []# []# []# []# []# []# []# [0]# []# []# []# []# []# []# ST[0]# R ROUP 0 0 J L L K M N J N P P L P P R M T RP U H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# efault Strapping When Not Used VP VP SOKET XP_PM# H_PREQ# H_TI H_TO H_TMS R00 R00 R0 R0 R0 H_R# R0 H_TK H_TRST# R0 R0.Ohm.Ohm.Ohm Ohm % % % % % R0 Ohm H_PROHOT_S# KOhm% VS.Ohm % Ohm % Q S THRO_PU N00 Title : MEROM PU () SUSTeK OMPUTER IN ustom TS.0 ate: Tuesday, ugust, 00 Lorentz_hang 0
4 V I MEROM FS00 Vcore LFM TYP HFM 0.V.V 0. VP IP MEROM FS00 Vcore Min Typ Max.0V.0V.V Min Typ Max. U VORE F E E E E E E E E E F F F F F F F F F H H H H J J J J K K K K L L L L M M M M N N N N P VORE U V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V E E0 E E E E E E0 F F0 F F F F F F0 VP VP VP VP VP VP VP VP VP VP0 VP VP VP VP VP VP V J K M J K M N N R R T T V W V V VI[0] VI[] VI[] VI[] VI[] VI[] VI[] F E F E F E VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS00 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS P P P R R R R T T T T U U U U V V V V W W W W Y Y Y Y E E E E E E E E E F F F F F F F F VSENSE F VSSSENSE E.VS 0.UF/V 0UF/.V V_PU 0 m H_VI0 H_VI H_VI H_VI H_VI H_VI H_VI R0 RN RN RN RN RN RN RN RN 0 % VR_VI0 VR_VI VR_VI VR_VI VR_VI VR_VI VR_VI VORE VSENSE VSSSENSE SOKET VP E E E0 E E E E E E0 F F F0 F F F F F F VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS R0 0 % VSENSE, VSSSENSE trace at. ohm with 0 mils spacing. Place PU and P within " PU. SOKET Title : MEROM PU () SUSTeK OMPUTER IN ustom TS.0 ate: Tuesday, ugust, 00 Lorentz_hang 0
5 VORE 0UF/.V 0UF/.V 0UF/.V 0 0UF/.V 0UF/.V 0UF/.V 0UF/.V 0 0UF/.V 0UF/.V 0 0UF/.V 0UF/.V 0UF/.V 0UF/.V 0 0UF/.V 0 0UF/.V 0 0UF/.V 0UF/.V 0UF/.V 0UF/.V 0UF/.V E 0UF/.V 0UF/.V 0UF/.V 0UF/.V 0UF/.V 0UF/.V E0 0UF/V 0UF/.V 0UF/.V 0UF/.V 0 0UF/.V 0UF/.V 0UF/.V for Merom 0UF/V VP ecoupling apacitor (Place near PU) VP ecoupling guide from INTEL VORE uf/0v 0uF/V VP 0.uF 0uF 0.UF/V XR 0 0.UF/V XR 0 0.UF/V XR 0.UF/V XR 0.UF/V XR 0.UF/V XR E 0UF/V * pcs * pcs * pcs for PU * pcs for PU 0uF/0V ecoupling for WS VORE 0uF/.V 0uF/V VP 0.uF 0uF * pcs * pcs * pcs for PU * pcs for PU Title : PU P SUSTeK OMPUTER IN ustom TS.0 ate: Tuesday, ugust, 00 Lorentz_hang 0
6 .V E0 0UF/V 0.UF/0V XR 0.UF/0V XR M M VL VSSL F F F F H K K K K Layout Note: Place these aps near Memory Module 0.UF/0V XR 0.UF/0V XR.V OT VREF OT VTT_REF M M M M M QS M QS M QS# M QS# F F F F H K K K K VQ0 VQ VQ VQ VQ VQ VQ VQ VQ VQ N M OT VREF J E J E H LM UM LQS UQS LQS#/NU UQS#/NU Place either terminator on each side E E H J J L L VL VSSL M M K K L L L L J J F F E E M S#0 M S# M S# P P P 0 RFU/ LK LK# SKE M N N K K# KE VSS0 VSS VSS VSS VSS H M T U VSSQ0 VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ E E H J J L L VL VSSL M M.V.V OT VTT_REF N N H WE# RS# S# S# N N P P M M0 M M M QS0 M QS M QS#0 M QS# M WE# M RS# SS# M S# _P H M R V V0 V V V V F F F F H K K K K VQ0 VQ VQ VQ VQ VQ VQ VQ VQ VQ N M OT VREF J E J E H LM UM LQS UQS LQS#/NU UQS#/NU M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 LK VSSQ0 VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q R R PF/0V H M T U 0 0 N/ RFU/ RFU/ VSS0 VSS VSS VSS VSS R R R T T T T U U U R U V V V V K K L L L L J J F F E E M 0 M M M M M M M M M M 0 M M M LK# LK R R 0 0 PF/0V LK# VTT_REF.V.UF/.V XR.UF/.V XR V0 V V V V _P U0 Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q 0.UF/0V XR H M R V M WE# M RS# SS# M S#.V N N P P M Q[0:], M Q[0:] K K# KE WE# RS# S# S# M [0:],, M [0:] M N N H LK LK# SKE N N 0 RFU/ M WE#,, M RS#,, SS#, M S#,, LM UM LQS UQS LQS#/NU UQS#/NU P P P N N P P OT VREF J E J E H M S#0 M S# M S# WE# RS# S# S# M M M M M QS M QS M QS# M QS# _P U0 R 0 R R T T T T U U U R 0 U V V N/ V RFU/ V RFU/ H M QS[0:] M QS#[0:], M QS#[0:] N M LM UM LQS UQS LQS#/NU UQS#/NU N N M M[0:], M M[0:], M QS[0:] J E J E H OT VTT_REF M 0 M M M M M M M M M M 0 M M M N M VQ0 VQ VQ VQ VQ VQ VQ VQ VQ VQ M M M M M QS M QS M QS# M QS#.V VTT_REF VQ0 VQ VQ VQ VQ VQ VQ VQ VQ VQ, OT VSSQ0 VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ F F F F H K K K K V0 V V V V.V M M V0 V V V V H M R V E E H J J L L VL VSSL H M R V K K# KE H M T U SKE M N N VSS0 VSS VSS VSS VSS 0 E E H J J L L 0 RFU/.UF/.V.UF/.V.UF/.V.UF/.V XR XR XR XR VSSQ0 VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ.V, LK, LK# P P P.UF/.V XR K K# KE M S#0 M S# M S# M Q M Q M Q0 M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M N N H M T U K K L L L L J J F F E E, LK, LK#, SKE VSS0 VSS VSS VSS VSS Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q 0 RFU/ 0 0 N/ RFU/ RFU/ P P P R R R T T T T U U U R U V V V V,, M S#0,, M S#,, M S# M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q K K L L L L J J F F E E Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q 0 0 N/ RFU/ RFU/ R R R T T T T U U U R U V V V V.V U0 M 0 M M M M M M M M M M 0 M M M U0 M 0 M M M M M M M M M M 0 M M M 0.UF/0V XR N N H WE# RS# S# S# N N P P M WE# M RS# SS# M S# _P Title R : ON OR(TOP) SUSTeK OMPUTER IN ustom TS.0 ate: Tuesday, ugust, 00 Lorentz_hang 0
7 U0 VTT_REF N M OT VREF M M M M M QS M QS M QS# M QS# J E J E H.V H M R V V0 V V V V F F F F H K K K K VQ0 VQ VQ VQ VQ VQ VQ VQ VQ VQ N M OT VREF.V E0 0UF/V 0.UF/0V XR 0.UF/0V XR 0.UF/0V XR 0.UF/0V XR.V M M M M OT VTT_REF N N WE# RS# S# S# H N N P P M WE#,, M RS#,, SS#, M S#,, N N WE# RS# S# S# N N P P 0 0 N/ RFU/ RFU/ Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q K K L L L L J J F F E E P P P 0 RFU/ M N N K K# KE VSS0 VSS VSS VSS VSS H M T U VSSQ0 VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ E E H J J L L VL VSSL M M M M M M M QS M QS M QS# M QS# J E J E H M 0 M M M M M M M M M M 0 M M M R R R T T T T U U U R U V V V V M S#0 M S# M S# LK LK# SKE _P M M M M M M M QS M QS M QS# M QS# J E J E H LM UM LQS UQS LQS#/NU UQS#/NU.V.V OT VTT_REF N N H WE# RS# S# S# N N P P M M0 M M M QS0 M QS M QS#0 M QS# M WE# M RS# SS# M S# _P H M R V V0 V V V V F F F F H K K K K VQ0 VQ VQ VQ VQ VQ VQ VQ VQ VQ N M OT VREF J E J E H LM UM LQS UQS LQS#/NU UQS#/NU.UF/.V XR VL VSSL.UF/.V XR 0.UF/0V XR E E H J J L L VTT_REF 0.UF/0V XR.V.V 0 0.UF/0V XR VSSQ0 VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q 0.UF/0V XR 0.UF/0V XR K K# KE M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M N N H M T U OT VREF M Q[0:], M Q[0:] LK LK# SKE VSS0 VSS VSS VSS VSS N M M [0:],, M [0:] 0 RFU/ OT VTT_REF M WE# M RS# SS# M S# P P P VQ0 VQ VQ VQ VQ VQ VQ VQ VQ VQ M QS[0:] M QS#[0:], M QS#[0:] M S#0 M S# M S# F F F F H K K K K LM UM LQS UQS LQS#/NU UQS#/NU, M QS[0:] Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q V0 V V V V M M[0:], M M[0:] H 0 0 N/ RFU/ RFU/ K K L L L L J J F F E E H M R V U00 R R R T T T T U U U R U V V V V.V VL VSSL LM UM LQS UQS LQS#/NU UQS#/NU VL VSSL _P U0 M 0 M M M M M M M M M M 0 M M M.V VQ0 VQ VQ VQ VQ VQ VQ VQ VQ VQ E E H J J L L Layout Note: Place these aps near Memory Module, OT F F F F H K K K K VSSQ0 VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ0 VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ VSSQ K K# KE H M T U SKE M N N VSS0 VSS VSS VSS VSS 0 V0 V V V V.V, LK, LK# 0 RFU/ 0.UF/.V.UF/.V.UF/.V.UF/.V XR XR XR XR H M R V E E H J J L L P P P.UF/.V XR K K# KE M S#0 M S# M S# M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M N N H M T U K K L L L L J J F F E E, LK, LK#, SKE VSS0 VSS VSS VSS VSS Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q 0 RFU/ 0 0 N/ RFU/ RFU/ P P P R R R T T T T U U U R U V V V V,, M S#0,, M S#,, M S# M 0 M M M M M M M M M M 0 M M M M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q K K L L L L J J F F E E Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q 0 0 N/ RFU/ RFU/ R R R T T T T U U U R U V V V V U0 M 0 M M M M M M M M M M 0 M M M.V N N H WE# RS# S# S# N N P P M WE# M RS# SS# M S# _P OTTOM SIE: hannel Title R : ON OR(OT) SUSTeK OMPUTER IN ustom TS.0 ate: Tuesday, ugust, 00 Lorentz_hang 0
8 M, M S# S0# S# K0 K0# K K# KE0 KE S# RS# WE# S0 S SL S OT0 OT M M M M M M M M M M M M M M M M M0 M M M M M M M M QS M QS M QS M QS M QS M QS M QS M QS0 M QS# M QS# M QS# M QS# M QS# M QS# M QS# M QS#0 0 QS0 QS QS QS QS QS QS QS QS#0 QS# QS# QS# QS# QS# QS# QS# R R 0KOhm 0KOhm M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0.V U 0 0 V V V V V V V V V V0 V V 0.UF/V VSP 0 0 N N N N NTEST VS VTT_REF VREF NP_N NP_N VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS0 VSS VSS VSS VSS VSS VSS VSS 0,,, SL_S 0,,, S_S, OT0, OT M M[0:] M QS[0..] M QS#[0..] R_IMM_00P.UF/.V, M S#0, M S#, SS0#, SS# LK LK# LK0 LK0#, SKE0, SKE, M S#, M RS#, M WE# Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q 0PF, LK# 0 0/P _ PLE NER SO-IMM_ PF LK0# LK M Q[0..] M 0 M M M M M M M M M M 0 M M M PLE NER SO-IMM_ U, M [0..] LK0 0.UF/V R_IMM_00P Layout Note: Place these aps near SO IMM.V 0.UF/V 0.UF/V 0.UF/V 0.UF/V Layout Note: Place these aps near SO IMM UF/0V UF/0V E 00UF/V UF/0V UF/0V.V TOP SIE: hannel Title : R SO-IMM SUSTeK OMPUTER IN ustom TS.0 ate: Tuesday, ugust, 00 Lorentz_hang 0
9 .V 0.VS 0 0KOhm % M [0..], R0 0.UF/V 0.V_VTT_REF L /00Mhz VTT_REF 0KOhm % RN Ohm SKE RN Ohm RN Ohm OT Ohm Ohm Ohm Ohm RN Ohm RN0 Ohm OT0 M RN0 Ohm RN0 Ohm RN0 Ohm M M M RN Ohm RN Ohm RN Ohm SKE M S#0 RN Ohm RN Ohm RN Ohm Ohm Ohm Ohm Ohm RN RN RN RN M M M M Ohm Ohm Ohm Ohm Ohm Ohm Ohm Ohm RN RN RN RN RN RN RN RN M 0 Ohm Ohm Ohm Ohm Ohm Ohm Ohm Ohm RN RN RN RN RN RN RN RN M M Ohm Ohm Ohm Ohm Ohm RN RN RN RN RN RN Ohm RN Ohm Ohm Ohm Ohm Ohm Ohm Ohm Ohm SS#, M S#[0..], M [0..],, R0 RN RN RN RN M 0 M 0 M S# M RS#, M S#[0..],, 0.UF/V SKE[0:],,, OT[0:],,, V 0.UF/V.V VTT_REF - T R0 0KOhm U V VLMVIVR UF/0V 0.0UF R0 0KOhm 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V E0 00UF/V 0 0.UF/V 0.UF/V 0.VS SS# M M S#0 OT M M SKE M S# M M S#, M RS#,, SS0#, M WE#, M S#, SS#, M, M S#,, Layout note: Place one cap close to every pullup resistors terminated to 0.VS 0 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V0.UF/V 0.UF/V 0.UF/V 0.VS RN RN RN RN0 RN0 RN0 RN0 OT M M M M WE#,, M M M M M S# M 0 M M R Ohm M R Ohm SKE0 Title : R R TERM SUSTeK OMPUTER IN ustom TS.0 ate: Tuesday, ugust, 00 Lorentz_hang 0
10 U H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# R0 H_ROMP.Ohm %.Ohm H_SOMP % R0.Ohm H_SOMP# % VP R0 Ohm 0.UF/V R0 0 % H_SWIN H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ J M F L K L J K P R H0 L M N J E E N H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_S# H_ST#_0 H_ST#_ H_NR# H_PRI# H_REQ# H_EFER# H_SY# HPLL_LK HPLL_LK# H_PWR# H_RY# H_HIT# H_HITM# H_LOK# H_TRY# H 0 E F 0 M M H K E 0 H_S# H_ST#0 H_ST# H_NR# H_PRI# H_REQ#0 H_EFER# H_SY# H_#[:] H_REQ#[:0] H_#[:0] H_#[:] H_REQ#[:0] H_#[:0] R0 H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ lose to MH in 00 mil T H_PURST# H_PUSLP# H_SWIN H_ROMP H_SWIN H_ROMP H_SOMP H_SOMP# W W H_SOMP H_SOMP# E H_PURST# H_PUSLP# R0 VP H_INV#_0 H_INV#_ H_INV#_ H_INV#_ K L E H_INV#0 H_INV# H_INV# H_INV# H_STN#_0 H_STN#_ H_STN#_ H_STN#_ M K H H_STN#0 H_STN# H_STN# H_STN# H_STP#_0 H_STP#_ H_STP#_ H_STP#_ L K J0 H_STP#0 H_STP# H_STP# H_STP# H_REQ#_0 H_REQ#_ H_REQ#_ H_REQ#_ H_REQ#_ M E H H_REQ#0 H_REQ# H_REQ# H_REQ# H_REQ# H_RS#_0 H_RS#_ H_RS#_ E H_RS#0 H_RS# H_RS# H_RS#0 H_RS# H_RS# H_VREF H_VREF RESTLINE_PM H_VREF H_PWR# H_RY# H_S# H_ST#0 H_ST# H_NR# H_PRI# H_REQ#0 H_EFER# H_SY# LK_MH_LK LK_MH_LK# H_PWR# H_RY# H_HIT# H_HITM# H_LOK# H_TRY# R KOhm % 0.UF/0V lose to MH in 00 mil R KOhm % HOST VP E M H H F N H M0 N N H P K M W0 Y V M J N N W W N Y Y P W N E Y E J H J E E H J H J E J J E J H H Title : PM -- PU () SUSTeK OMPUTER IN ustom TS.0 ate: Tuesday, ugust, 00 Lorentz_hang 0 0
11 .V PE RXN[:0] U R.0KOHM, M T H0 J0 K F H0 K J F J E H W0 K0 RSV0 RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV0 RSV S_M_ S_M_ RSV RSV RSV LVS_T#_ LVS_T_ RSV RSV0 RSV RSV RSV RSV RSV MUXIN,, SM_K#_0 SM_K#_ SM_K#_ SM_K#_ W0 W W LK0# LK# LK# LK# L J_MH, L_ENK_MH, SM_KE_0 SM_KE_ SM_KE_ SM_KE_ E Y SKE0 SKE SKE SKE SM_S#_0 SM_S#_ SM_S#_ SM_S#_ 0 K E SM_OT_0 SM_OT_ SM_OT_ SM_OT_ H J J E SM_ROMP SM_ROMP# L K, LVS MH, LVS MH, L_ENV_MH, R.KOhm % SS0#, SS#, SS#, SS#, L_TX-_MH L_TX_MH OT0, OT, OT, OT, L_TX0-_MH.V L_TX-_MH R00 % L_TX-_MH R0 % SM_ROMP_VOH SM_ROMP_VOL K L SM_ROMP_VOH SM_ROMP_VOL R W 0 PE RXP[:0] U L_TX0_MH L_TX_MH L_TX_MH VTT_REF VP J0 H E E0 K0 L_KLT_TRL L_KLT_EN L_TRL_LK L_TRL_T L LK L T L_V_EN L L N N0 E LVS_I LVS_V LVS_VREFH LVS_VREFL LVS_LK# LVS_LK LVS_LK# LVS_LK E F LVS_T#_0 LVS_T#_ LVS_T#_ 0 E0 F LVS_T_0 LVS_T_ LVS_T_ LVS 0.0UF/V R 0.UF/0V.UF/.V LK0 LK LK LK SM_ROMP_VOL R KOhm V V PE RXP[:0] SM_K_0 SM_K_ SM_K_ SM_K_ RPHIS 0.0UF/V.UF/.V SM_ROMP_VOH RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV0 RSV RSV RSV RSV R KOhm RSV P P R N R R M N J R M L M 0 PE RXN[:0] PE_OMPI PE_OMPO % N PEOMP R0.Ohm M PE_RX#_0 PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_0 PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ J L N T T0 U0 Y Y0 W 0 H PE_RXN0 PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN0 PE_RXN PE_RXN PE_RXN PE_RXN PE_RXN PE_RX_0 PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_0 PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ J0 L0 M U T T W W 0 Y H H PE_RXP0 PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP0 PE_RXP PE_RXP PE_RXP PE_RXP PE_RXP PE_RXN[:0] PE_RXP[:0] R R R0 0KOhm PM_EXTTS#0 0KOhm PM_EXTTS# 0KOhm LK_REQ_MH# J J M0 M MI_RXN0 MI_RXN MI_RXN MI_RXN MI_TXP_0 MI_TXP_ MI_TXP_ MI_TXP_ J J M M MI_RXP0 MI_RXP MI_RXP MI_RXP R R R RT RT _MH _MH HSYN_MH VSYN_MH E E E LVS_T_0 LVS_T_ LVS_T_ E K TV_ TV_ TV_ F J L TV_RTN TV_RTN TV_RTN M P TV_ONSEL_0 TV_ONSEL_ H K J F E RT_LUE RT_LUE# RT_REEN RT_REEN# RT_RE RT_RE# K F E RT LK RT T RT_HSYN RT_TVO_IREF RT_VSYN PE_TX#_0 PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_0 PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ N PE_TXN0 U PE_TXN U PE_TXN N PE_TXN R0 PE_TXN T PE_TXN Y PE_TXN W PE_TXN W PE_TXN PE_TXN PE_TXN0 PE_TXN PE_TXN H PE_TXN E PE_TXN H PE_TXN PE_TX_0 PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_0 PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ M PE_TXP0 T PE_TXP T PE_TXP N0 PE_TXP R PE_TXP U PE_TXP W PE_TXP Y PE_TXP Y PE_TXP PE_TXP PE_TXP0 0 PE_TXP PE_TXP PE_TXP E0 PE_TXP H PE_TXP FX_VI_0 FX_VI_ FX_VI_ FX_VI_ FX_VR_EN LVS_T#_0 LVS_T#_ LVS_T#_ PI-EXPRESS LK MI_TXN_0 MI_TXN_ MI_TXN_ MI_TXN_ R0.KOhm L_LK0 L_T0 0.UF/V 0.UF/V 0.UF/V 0 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0 0.UF/V 0.UF/V 0.UF/V IH_PWROK L_VREF IH_PWROK, L_RST# 0.UF/0V R KOhm R R SVO_TRL_LK SVO_TRL_T LK_REQ# IH_SYN# H K 0 TEST_ TEST_ R _MH JP SHORT_PIN RT _MH JP SHORT_PIN RT R_MH JP SHORT_PIN RTR VS_MH JP SHORT_PIN TV Y_MH JP0 SHORT_PIN TV _MH JP SHORT_PIN TV.VS M K0 T N M0 T T R R0 R Ohm LK_REQ_MH# MH_SYN# R REFLKSS# REFLKSS REFLK REFLK# No stuff for internal graphic 0KOhm RESTLINE_PM No stuff for internal graphic RESTLINE_PM R L_LK L_T L_PWROK L_RST# L_VREF PE RXN0 PE RXN 0.UF/VPE RXN PE RXN 0.UF/VPE RXN PE RXN 0.UF/VPE RXN PE RXN 0.UF/VPE RXN PE RXN 0.UF/VPE RXN0 PE RXN 0.UF/VPE RXN PE RXN 0.UF/VPE RXN PE RXN 0.UF/V PE RXP0 PE RXP 0.UF/VPE RXP PE RXP 0.UF/VPE RXP PE RXP 0.UF/VPE RXP PE RXP 0.UF/VPE RXP PE RXP 0.UF/VPE RXP0 PE RXP 0.UF/VPE RXP PE RXP 0.UF/VPE RXP PE RXP 0.UF/V N_ N_ N_ N_ N_ N_ N_ N_ N_ N_0 N_ N_ N_ N_ N_ N_ N VS J K K0 L0 L L L K J E 0 0 K MI_TXP0 MI_TXP MI_TXP MI_TXP UF_PLT_RST#, PM_THRMTRIP#, PM_PRSLPVR ME MIS,,,,,, R0 PM_M_USY# PM_PRSTP# PM_EXT_TS#_0 PM_EXT_TS#_ PWROK RSTIN# THERMTRIP# PRSLPVR PM IH_PWROK L PM_EXTTS#0 L PM_EXTTS# J PWROK W 0 % V0 R0 N0 M J N N TV TV TV RTR PM_MUSY#,, H_PRSTP# MI_RXP_0 MI_RXP_ MI_RXP_ MI_RXP_ N J N N T MH_F_ MH_F_ MH_F_0 MI_RXN_0 MI_RXN_ MI_RXN_ MI_RXN_ LK_MH_PLL LK_MH_PLL# R R MI_TXN0 MI_TXN R MI_TXN MI_TXN PE_LK PE_LK# REFLK REFLK# REFLKSS REFLKSS# V T T K K MI T T 0.0UF/V REFLK REFLK# H REFLKSS H REFLKSS# MH_F_ RPHIS VI MH_F_ MH_F_ T T T F_0 F_ F_ F_ F_ F_ F_ F_ F_ F_ F_0 F_ F_ F_ F_ F_ F_ F_ F_ F_ F_0 F MH_F_ PLL_REF_LK PLL_REF_LK# PLL_REF_SSLK PLL_REF_SSLK# TV MH_F_ T T.UF/.V MH_SEL0 MH_SEL MH_SEL P N N F N J0 0 R L J E E0 K M0 M L N L SM_VREF_0 SM_VREF_ Title : PM--R/PE () SUSTeK OMPUTER IN ustom TS.0 ate: Tuesday, ugust, 00 Lorentz_hang 0
12 M Q[0:] S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ MEMORY R W Y R R T W F J 0 H E W E E0 F H 0 F0 R0 W0 T W W Y V T V T W V U T E0 0 Y 0 W Y T T Y R R R N M N0 T N M N S_S_0 S_S_ S_S_ K F, M Q[0:] M S#0 M S# M S# M S# S_S# L S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ T W W Y N M M0 M M M M M M M M M M M M M M S_QS_0 S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS#_0 S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ T E H P T H P M QS0 M QS M QS M QS M QS M QS M QS M QS M QS#0 M QS# M QS# M QS# M QS# M QS# M QS# M QS# S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_0 S_M_ S_M_ S_M_ J 0 K H L K J J L E 0 J M 0 M M M M M M M M M M 0 M M M S_RS# S_RVEN# E Y0 S_WE#,,,, M M[0..] M QS[0:] UE M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q P R W0 W N N0 V0 V 0 0 E0 Y F0 F J0 J J L K K K K J L J J K J0 L K K E K E J0 L K L K K0 J J F H K E J R T Y Y U T S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_S_0 S_S_ S_S_ Y M S#0 M S# M S# M S# S_S# E S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ R0 K L H J F W M M0 M M M M M M M M M M M M M M S_QS_0 S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS#_0 S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ T0 0 K K J L E V U0 0 L K K K F V M QS0 M QS M QS M QS M QS M QS M QS M QS M QS#0 M QS# M QS# M QS# M QS# M QS# M QS# M QS# S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_0 S_M_ S_M_ S_M_ W F E Y E M 0 M M M M M M M M M M 0 M M M S_RS# S_RVEN# V Y S_WE#,,,,,,,, M M[0:], M QS[0:], T M RS#, M WE#, RESTLINE_PM SYSTEM M [0:], R M QS#[0:] MEMORY SYSTEM U M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q R M QS#[0:], M [0:],, M RS#,, T M WE#,, RESTLINE_PM Title : SUSTeK OMPUTER IN ustom Lorentz_hang TS.0 ate: Tuesday, ugust, 00 PM--R bus () 0
13 V_MH U For UM change N to M avity ap 0.UF/0V 0.UF/0V UF/.V 0 UF/.V 0.UF/0V 0UF/0V 0UF/V E 0UF/V E Max: 00m V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_0 VSS NTF 0.UF/0V 0.UF/.V 0.UF/.V VFX_ORE W E W T UF/.V VP V_SM_LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF E 0UF/.V mils from Edge VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_0 VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_0 VSS_NTF_ avity ap.v_mh T T U U V V F F K M M P P R R R E 0UF/V UF/.V Place on LVS and R taps 0.UF/0V Max: m VP UF/.V Place near the Edge POWER VSS S V XM.V V_XM 0.UF/0V 0.UF/0V 0.UF/0V avity ap L L L M M M M M M P P P P L L L R R R V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_0 V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ VSS_S VSS_S VSS_S VSS_S VSS_S VSS_S L L V_XM_ V_XM_ V_XM_ V_XM_ V_XM_ V_XM_ V_XM_ T T K K K J J V_XM V XM NTF Place near the Edge 0 0.UF/.V UF/.V 0.UF/.V Max: 0m UF/.V 0.UF/0V 0.UF/.V 0.UF/0V 0.UF/.V 0.UF/0V RESTLINE_PM V FX NTF 0 mils from Edge V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_0 V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_0 V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_0 V_X_ V_X_ V_X_ V_X_ V FX UF F F H H H H J J K K K K J M L L P P R R Y Y Y Y Y T0 T T U U U U U U V V V V VFX_ORE R0 T W W Y F F H0 H H H H J0 N 00 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V SM U U U V W W Y E E E F F H H H J J J K K K K L U0 V_MH Max: m POWER.V_MH VP V_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_0 V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_0 V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_0 V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_0 V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_0 V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_0 V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_0 V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_0 V_X_NTF_ V_X_NTF_ V_X_NTF_ T T T T T T T U U U U U0 U U U V V V V0 V V V Y Y Y Y Y0 Y Y Y Y Y Y F F H H H H J J J K K L L L L0 L L M M M M0 M M P P P P P0 P P P R0 R R R R V V V Y V SM LF R0 V ORE V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V NTF VFX_ORE T T H K J J H H H F 0 UF/.V RESTLINE_PM Title : PM--POWER () SUSTeK OMPUTER IN ustom TS.0 ate: Tuesday, ugust, 00 Lorentz_hang 0
14 VP Max: 0m V_PLL.VS_PLL H V_PLL R 0UF/.V.VS_HPLL L V_HPLL.VS_MPLL M V_MPLL.VS Max: 00m V.M_X UF/.V.VS Max: 0m V.S_XF L 0.UF/0V V_LVS_ V_LVS_ PE X UF/.V 0UF/0V 0 0 V_HV_ V_HV_ XF V_TX_LVS 0.UF/0V.V V._TXLVS 0.UF/0V V_RXR_MI_ V_RXR_MI_ W0 W V V0 VP L /00Mhz VPE Max: 00m 0UF/0V H0 H E 0UF/V L /00Mhz VMI VP Max: 0m F H 0 0UF/0V RESTLINE_PM 0.UF/.V 0.UF/.V VTTLF VTTLF VTTLF L0 /00Mhz E 00UF/V V_PE_ V_PE_ V_PE_ V_PE_ V_PE_ 000PF/0V VS_HV UF/.V K K J J.V_MH L /00Mhz Max: 00m V._SM_K V_PE_PLL V_SM_K_ V_SM_K_ V_SM_K_ V_SM_K_ V_HPLL U 0.UF/0V.VS E 00UF/V 0.UF/.V Max: 0m.VS_HPLL TV_F 0.UF/0V UF/.V /00Mhz N V._LVSJ H.V.VS_PEPLL 0 0.UF/0V 0UF/.V /00Mhz.VS_PEPLL V_MI J0 Max: 00m V_Q V.M_MH_PLL L0 N V_XF_ V_XF_ V_XF_ QTV_F V_RT V_TV POWER.VS M L 0.UF/0V TV_F.VS UF/0V 0UF/0V Max: 00m 0.UF/0V 0.UF/0V 0.UF/0V E 00UF/V.VS_PLL V_TV V_TV V_TV V_TV V_TV V_TV UF/.V V.S_MI V_SM_K_ V_SM_K_ R VTTLF VS_TV Max: 0m /00Mhz V_SM_ V_SM_ V_SM_ V_SM_0 V_SM_ V_SM_NTF_ V_SM_NTF_ V_X_NTF SM K VS_TV 0.UF/0V VS_TV T T T T T R R L V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ E 00UF/V.VS_PLL 0.UF/0V UF/.V W V U U U T U U T T T0 HV.VS Max: 0m /00Mhz V_PE_PLL V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ PE UF/.V V.M SM_K L U MI UF/.V 0.UF/.V E 00UF/.V V.M SM_LR Max: m VSS_PE_ SM.VS_PEPLL VS_HV V_PE_ K K.VS Max: 00m K0 R0 VS 0.UF/0V TV T V.S_SPE_ 00 TV/RT VSS_LVS LVS V_LVS VS 000PF/0V LVS V._TXLVS VP.VS E 0UF/V VTT /00Mhz Max: 0m R0 VS_TV.UF/.V 0.UF/.V VSS.VS_PLL L /00Mhz VS_RTTV 0.UF/0V.UF/.V V VS_TV 0 0.UF/0V VS_RT L R 0 VS.UF/.V V_RT V_RT U U U U U U U U U U T T T0 T T T T T T R R R VS_RT VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VSYN RT J T UH VP_MH 0.UF/0V PLL 0 VS_HV NOTE:PS used in VS_RT and VS_TV should within 0mils edge MH.VS 0.UF/0V L Max: 0m.VS_MPLL /00Mhz 0.UF/0V QTV_F UF/.V /00Mhz L0 0.UF/0V Title : PM--POWER () SUSTeK OMPUTER IN ustom TS.0 ate: Tuesday, ugust, 00 Lorentz_hang 0
15 MH_F_ R.0KOHM MH_F_ R0.0KOHM F : ynamic OT STRP Low = ynamic OT isabled HIH = yanamic OT Enabled (default) VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ F F T V H0 K K K L L L0 L L L L L M M M M M M0 M N N N N N N N N N N P P P P P0 R T T T U U U0 V V 0 E0 E E E E E F F F F0 F0 H H H H J J J J J J J J F : PIE RPHI LNE LOW = REVERSE LNE HIH = Normal Operation (efault) ***No stuff for UM*** R.0KOHM VS VS F : V select LOW =.0V (default) HIH =.V MH_F_ W W W W W Y0 Y Y Y Y Y Y Y E E E E0 E E E F F F H H0 H H H J J J J J J K K K K K K0 K K K L L L L L L VSS_00 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ E0 E E F0 F F F 0 H H0 H H H J J J J J J J J J K0 K K K K K L M M M M M M N N N N N N P P P0 R R R R R R T0 T T T U U U U U U U V V W W W VS VSS VSS_ VSS_00 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ F : MI STRP HIH = MI X (efault) LOW = MI X R.0KOHM MH_F_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_00 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 W W W W W W Y Y Y Y Y Y Y0 Y P T T T R UI RESTLINE_PM UJ RESTLINE_PM R.0KOHM SUSTeK OMPUTER IN ustom TS ate: Tuesday, ugust, 00 0 MH_F_ MH_F_ R.0KOHM R.0KOHM F : MI LNE REVERSL LOW = NORML (default) HIH = LNES REVERSE MH_F_ F0 : SVO/PIE ONURRENT MOE LOW = ONLY SVO or PIE is Operational HIH = SVO and PIE are operating R.0KOHMsimultaneously via the PE port MH_F_0 Title : /Strapping () Lorentz_hang.0
16 F RTRST# R0 MOhm INTRUER# R0 KOhm % R KOhm % F INTVRMEN LN00_SLP UF/.V V_RT, R R R R Z_LK_U Z_SYN_U Z_RST#_U Z_SOUT_U.VS Ohm Ohm Ohm Ohm.Ohm R0 R0 Z_LK_M Z_SYN_M Z_LK Z_SYN Ohm Ohm LN_RSTSYN LN_RX0 LN_RX LN_RX E0 0 LN_TX0 LN_TX LN_TX LRQ0# LRQ#/PIO E 0TE 0M# F PRSTP# PSLP# F E,,,,,,,, LP_FRME#,, MEM_I VP T MEM_I H0TE H_0M# R0 R0 Ohm H_PRSTP#,, H_PSLP# LN_OK#/PIO LN_OMPI LN_OMPO J J H_IT_LK H_SYN FERR# PUPWR/PIO INNE# F INIT# INTR RIN# E 0 H NMI SMI# H_FERR# H_PWR T T VP H_INNE# H_INIT# H_INTR RIN# H_NMI H_SMI# R0 Ohm R00 Z_SOUT_M 0 ST_LE# ST_RXN0 ST_RXP0 ST_TXN0 ST_TXP0 Ohm R VS 0 T T 0KOhm 00PF/V 00PF/V 00PF/V 00PF/V H_SIN0 H_SIN H_SIN H_SIN Z_SOUT E H_SOUT ST0RXN ST0RXP ST0TXN ST0TXP H_OK_EN#/PIO H_OK_RST#/PIO F0 STLE# F F H H ST0RXN ST0RXP ST0TXN ST0TXP J J STRXN STRXP STTXN STTXP T T0 F F E E STRXN STRXP STTXN STTXP Place R0 within 00 mils IH ball R0 STIS.Ohm % ST_LKN ST_LKP STRIS# STRIS T H_STPLK# THRMTRIP# IE_P0 IE_P IE_P IE_P IE_P IE_P IE_P IE_P IE_P IE_P IE_P0 IE_P IE_P IE_P IE_P IE_P T R0 E TP E0 T T LK_PIE_ST# LK_PIE_ST STPLK# THRMTRIP# H_RST# J H Z_SIN H Z_SIN IE T T E IH Z_RST# Ohm Z_SIN0 Z_SIN ST R0 Z_RST#_M LN_LK H R FWH/LFRME# LP_0 LP_ LP_ LP_ 0 0KOhm % RT LP RTRST# E F F FWH0/L0 FWH/L FWH/L FWH/L RTX RTX F LN / LN PU RT_X RT_X JRST MM_OPEN_MIL U RT MOS LER R00 V_RT.Ohm % PM_THRMTRIP#, Layout note: R0 needs to placed within " IH, R0 MUST E PLE WITHIN " OF R0 w/o stub. 0 0 V U V T V T T T R T V V U V U 0 IE_P0 IE_P IE_P S# S# Y Y IE_PS# IE_PS# IOR# IOW# K# IEIRQ IORY REQ W W Y Y Y W IE_PIOR# IE_PIOW# IE_PK# IRQ, IE_PIORY IE_PREQ IE_P[0..] IE_P[0..] IH-M 0 V T T 0 T RT_X 0 Wto_ON_P 0 0.UF/V KOhm R0 R0 0MOhm N X.Khz V_RT RTT SIE SIE RT_X PF/0V RT T PF/0V UF/0V Title : IH-M () SUSTeK OMPUTER IN ustom TS.0 ate: Tuesday, ugust, 00 Lorentz_hang 0
17 PI_[0..] 0 PI_[0..] U F 0 PIRQ# PIRQ# PIRQ# PIRQ# PI U REQ0# NT0# REQ#/PIO0 NT#/PIO REQ#/PIO NT#/PIO REQ#/PIO NT#/PIO E F 0 /E0# /E# /E# /E# E F E PI_/E#0 PI_/E# PI_/E# PI_/E# PI_RST#_IH F0 PI_IRY#,0 PI_PR 0 IRY# PR PIRST# EVSEL# PERR# PLOK# SERR# STOP# TRY# FRME# PLTRST# PILK PME# PI_REQ#0,0 PI_NT#0 0 PI_REQ# T PI_REQ# T0 PI_REQ# T LN WN PI_EVSEL#,0 PI_PERR#,0 PI_LOK# PI_SERR#,0 PI_STOP#,0 PI_TRY#,0 PI_FRME#,0 PLT_RST#_S 0 PI_PME# PLT_RST#_S LK_IHPI F F PI_INTE# PI_INTF# PI_INT# PI_INTH# EXPRESS R PIE_RXN PIE_RXP PIE_TXN PIE_TXP PIE_RXN PIE_RXP PIE_TXN PIE_TXP PIE_RXN PIE_RXP PIE_TXN PIE_TXP P P N N PERN PERP PETN PETP UF/0V 0.UF/0V M M PIE_TXN_SL PIE_TXP_S L PERN PERP PETN PETP UF/0V 0.UF/0V K K PIE_TXN_S J PIE_TXP_S J PERN PERP PETN PETP UF/0V 0.UF/0V H H PIE_TXN_S PIE_TXP_S PERN PERP PETN PETP F F E E PERN PERP PETN PETP MI0RXN MI0RXP MI0TXN MI0TXP V V U U MI_RXN0 MI_RXP0 MI_TXN0 MI_TXP0 MIRXN MIRXP MITXN MITXP Y Y W W MI_RXN MI_RXP MI_TXN MI_TXP MIRXN MIRXP MITXN MITXP MI_RXN MI_RXP MI_TXN MI_TXP MIRXN MIRXP MITXN MITXP MI_RXN MI_RXP MI_TXN MI_TXP MI_LKN MI_LKP T T LK_PIE_IH# LK_PIE_IH MI_ZOMP MI_IROMP Y Y PERN/LN_RXN PERP/LN_RXP PETN/LN_TXN PETP/LN_TXP E SPI_LK SPI_S0# SPI_S# F SPI_MOSI SPI_MISO MIOMP % R0.Ohm.VS Place within 00 mils IH PI_INT# PI_INT# PI_INT# PI_INT# Interrupt I/F PIRQE#/PIO PIRQF#/PIO PIRQ#/PIO PIRQH#/PIO,0,0 IH-M US_O# US_O#0 US_O# US_O# US_O# US_O# US_O# J E F J H US_O# US_O# US_O# O0# O#/PIO0 O#/PIO O#/PIO O#/PIO O#/PIO O#/PIO0 O#/PIO O# O# IH-M UF_PLT_RST#,,,,,, Y NSZ0PX R0 PLT_RST# V US_O#0 RP US_O# RP USRIS# USRIS F F US_PN0 US_PP0 US_PN US_PP US_PN US_PP US_PN US_PP US_PN US_PP US_PN US_PP 0:I/O : :I/O : :Neward :T : :I/O :MOS : USIS R00.Ohm % US_O# RP US_O# RP US_O# RPE US_O# RPF US_O# RP US_O# RPH.KOhm 0.KOhm 0.KOhm 0.KOhm 0.KOhm 0.KOhm 0.KOhm 0.KOhm 0 US_O# R U0 V H H H H J J K K K K L L M M M M N N VSUS PLT_RST#_S US USP0N USP0P USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP Place within 00 mils IH V U0 V SPI 0 E 0 E 0 F E E E E PI-Express irect Media Interface PI_0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ PI_PME#.KOhm R 0KOhm PI_RST#_IH Y NSZ0PX PI_RST# 0,, Title : IH-M () SUSTeK OMPUTER IN ustom TS.0 ate: Tuesday, ugust, 00 Lorentz_hang 0
18 VS PI_LOK# U 0KOhm PM_RI# F RI# PM_MUSY# VSUS R STP_PI# STP_PU#,0, PM_LKRUN# PIE_WKE#,0, INT_SERIRQ 0KOhm MUSY#/PIO0 SMLERT#/PIO STP_PU# E0 STP_PI#/PIO STP_PU#/PIO PM_LKRUN# H LKRUN#/PIO PIE_WKE# INT_SERIRQ PM_THRM# E F WKE# SERIRQ THRM# J0 VRMPWR J TP VR_PWR_LKEN T F T S_STTE#/PIO H T PWROK E PRSLPVR/PIO J TLOW# E PWRTN# LN_RST# SUSLK SLP_S# SLP_S# RP PI_REQ# RP,0 PI_INTF# RPE RPF IH_SPKR MH_SYN# J T TH/PIO TH/PIO TH/PIO PIO PIO TH0/PIO PIO PIO0 SLOK/PIO QRT_STTE0/PIO QRT_STTE/PIO STLKREQ#/PIO SLO/PIO STOUT0/PIO STOUT/PIO SPKR MH_SYN# J TP IH-M,0 PI_SERR# RP,0 PI_PERR# RPH RP PM_PRSLPVR, T_LL# RP,0 PI_FRME# T R H0 R0.KOhm R0 PM_PWRTN# PI_REQ# PI_REQ# RP RP PM_LKRUN# UF_PLT_RST#,,,,,, RPE RPF PM_RSMRST#.KOhm 0.KOhm 0.KOhm 0.KOhm 0.KOhm 0.KOhm 0.KOhm 0.KOhm 0 E R.0 LK_PWR R R IH_PWROK_ J L_LK0 L_LK F E L_LK0_R R T L_T0 L_T F F L_T0_R R0 T L_VREF0 L_VREF H L_VREF0 L_VREF L_RST# J LPIO0/PIO LPIO/PIO0 LPIO/PIO WOL_EN/PIO J J F L_T0 L_RST# RP PI_INT#,0 PI_INTE# RP PI_INTH# RPE,0 PI_REQ#0 RPF T T T0 T0 PI_INT# RP PI_INT# RPH, IRQ PM_THRM# STP_PU# IRQ INT_SERIRQ.KOhm 0.KOhm 0.KOhm 0.KOhm 0.KOhm 0.KOhm 0.KOhm 0.KOhm 0 R R R R0.KOhm.KOhm.KOhm 0KOhm VS VS MEMLK_SET MEM_I R0.KOhm VSUS R.KOhm R R.KOhm.KOhm R Q N00 IH_PWROK, 0KOhm R VR_PWR_LKEN, S PIE_WKE#_R R 0KOhm r00 RN RN RN RN.KOhm.KOhm 0KOhm.KOhm 0KOhm KOhm E_LK_EN N00 S 0KOhm 0KOhm 0KOhm 0KOhm Q R 00KOHM VSUS PM_RI# SM_LINK0 SM_LINK EXT_SI_S# SL_ R S_ R EXT_SMI# R T_LL# R LINKLERT# R PIE_WKE# R R V IH_PWROK_ 0KOhm MEM_I0 MEM_I MEM_I PM_RSMRST# R Ohm R R.KOhm.KOhm 0.UF/0V R.KOhm Ohm R.KOhm VS 0 R M 0 M 0 0 L_VREF R0 0.UF/0V.KOhm VS Mhz Mhz 0 R L_VREF0 R0 0KOhm RP,0 PI_TRY# R0 0KOhm RPH RP L_LK0 R RP,0 PI_EVSEL# RST_UTTON# 0,,0 PI_STOP# VS R LPWROK R R T SLP_M#.KOhm R0 0KOhm E VS R0 0KOhm P_I0 P_I P_I K_PWR VS R0 0KOhm R0 0KOhm RSMRST# VS VS PIE_WKE# PI_INT# IH_PWROK_ LK_IH LK_US SLP_S# SLP_S# SLP_S# MIS PIO ontroller Link R.0 SUSLK PI_INT# TP_LE_TRL 0 P_I0 J J H WLN_LE_ON EXT_SMI# E EXT_SMI# EXT_SI_S# EXT_SI_S# WLN_ON# T H E 0 TLE_ON MEM_I 0 H T_ON/OFF# T0 T P_I F P_I J R.KOhm T 0 VS T SYS PIO R 0 SYSTEM_RST# SUS_STT#/LPP# SYS_RESET# Power MT PM_SUS_STT# F LK LK RP,0 PI_IRY# MEM_I0 MEMLK_SET J J0 F SM_LINK0 SM_LINK ST0P/PIO STP/PIO STP/PIO STP/PIO.KOhm 0.KOhm 0.KOhm 0.KOhm 0.KOhm 0.KOhm 0.KOhm 0.KOhm 0 R SMLK SMT LINKLERT# SMLINK0 SMLINK ST PIO 0 0 J LINKLERT# SM_LINK0 SM_LINK E SM SL_ S_ 0 0 locks VSUS RP LK_EN# Title : IH-M () SUSTeK OMPUTER IN ustom TS.0 ate: Tuesday, ugust, 00 Lorentz_hang 0
19 V_RT VSUS VMIPLL R V_MI[] V_MI[] E E.VS L /00Mhz.VS 0.0UF/V 0UF/.V uF/0V 0.uF/0V 0.uF/0V 0.uF/0V 0 0.uF/0V.VS_PIE_IH E0 0UF/V V [0] V [0] V [0] V [0] V [0] V [0] V [0] V [0] V [0] V [0] V [] V [] V [] V [] V [] V [] V [] V [] V [] V [0] V [] V [] V [] V [] V [] V [] V [] V [] V [] V [0] V [] V [] V [] V [] V [] V [] V [] V [] V [] V [0] V [] V [] V [] V [] V [] V [] 00 UF/0V.VS_PIE_IH L E E E F F H H J J K K L L L M M N N N P P R R R R T T T T T U U V V V W Y E F L L L L L L M M P P T T U U V V V V V V T VREF_SUS V_0[0] V_0[0] V_0[0] V_0[0] V_0[0] V_0[0] V_0[0] V_0[0] V_0[0] V_0[0] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[0] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[] /00Mhz VREF[] VREF[] ORE 0 0.uF/0V VRT T 0 0.uF/0V.VS VREFSUS VS 0 H H J J J J VS VSS_NTF[0] VSS_NTF[0] VSS_NTF[0] VSS_NTF[0] VSS_NTF[0] VSS_NTF[0] VSS_NTF[0] VSS_NTF[0] VSS_NTF[0] VSS_NTF[0] VSS_NTF[] VSS_NTF[] 0.uF/0V 0.uF/0V R K L L L L L L L M M M M M M M M M M N N N N N N N N N N N N N N P P P P P P P P P R R R R R R R R R R T T T T T T T U U U U U U U U U U U V V V V W W W Y Y Y U W UF/.V VP H 0 0.uF/0V VS T T 0.uF/0V UF/.V VS IH-M V [0] V [] V [] V [] V [] W V [] F VLN_0[] VLN_0[] F 0 VLN_[] VLN_[] VLNPLL VLN_[] VLN_[] VLN_[] VLN_[] VLN_[].UF/.V 0 0.uF/0V 0 0.uF/0V VSUS_0[] VSUS_0[] J F0 T T VSUS_[] T0 T J VSUS_[0] VSUS_[0] VSUS_[0] VSUS_[0] VSUS_[0] 0 H VSUS_[0] VSUS_[0] VSUS_[0] VSUS_[0] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] P P N P P P P P R R R R VSUS 0 0.uF/0V 0 0.uF/0V VSUS 0 0.uF/0V 0 0.uF/0V.UF/.V VL_0 T VL_ T VL_[] VL_[] F0 VLN_ VS VH VSUSH VSUS_[] uF/0V 0.uF/0V 0 0.uF/0V VSUS_[0] VP_ORE LN POWER 0UF/.V VUSPLL F L L M M /00Mhz.VS L V [] V [] 0 0.uF/0V V [] V [] V [] US ORE.VS E0 E F VS V [] V [] V_[] V_[] V_[] V_[] V_[] V_[] V_[0] V_[] V_[] V_[] V_[] 0 0.uF/0V 00 0.uF/0V U V W W W Y.UF/.V V [] V [] V_[0] V_[0] V_[0] V_[0] V_[] V_[] V_[] 0 E F V [0] V [0] V [0] V [0] V [0] V_[0] V_[0] V_[0] V_[0] 0 0.uF/0V V [0] V [0] V [0] V [0] V [0] V_[0] 0 0.uF/0V UF/.V VSTPLL F UF/.V J E F H J V_[0] V_PU_IO[] V_PU_IO[].VS IE 0 0UF/.V 0.uF/0V PI VPSUS /00Mhz VPUS L.VS VREFSUS R0 VSUS T TX RX VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VP VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] UE 0 E E E E E E E E F F F F F H0 H H H H F H H H H H H J 0 E E E E F E F F F E 0 H H H H H J J J J J J K K K K K VP UF VS IH-M Title : IH-M () SUSTeK OMPUTER IN ustom TS.0 ate: Tuesday, ugust, 00 Lorentz_hang 0
20 onnect SMLINK and SMUS for SMus.0 compliance. SM_LINK0 IH-M Q UMKN VS VS Q UMKN Q UMKN SL_ R R.KOhm.KOhm SL_S SL_S,,, IH-M Q UMKN VS VS SM_LINK S_ 00 SS S_S S_S,,, SYSTEM_RST# RST_UTTON#, R 0 SW 0.UF/0V TP_SWITH_P Title : IHM--Other SUSTeK OMPUTER IN ustom TS.0 ate: Tuesday, ugust, 00 Lorentz_hang 0 0
21 VS_VPI VPIEX VPIEX VPIEX PWRSVE#* LK_MH_LK# 0 PUT_L0 LK_PU RN OHM LK_PU_LK PF/0V PU_L0 LK_PU# RN OHM LK_PU_LK# PUITPT_L/PIeT_L PUITP_L/PIe_L Ohm LK_NV R X LK_FIX R0 0.UF/0V VS PEREQ# PEREQ# REFLKSS# RN0 OHM RN0 OHM Ohm LK_NVSS R LK_SS FIX/L_SST/PIeT_L0 PEREQ#/PIeT_L PEREQ# 0 PEREQ# PIeT_L LK_PIE RN0 OHM LK_PIE_IH PIe_L LK_PIE# RN0 OHM LK_PIE_IH# PIeT_L LK_PIE RN0 OHM LK_PIE_LN PIe_L LK_PIE# RN0 OHM LK_PIE_LN# SS/L_SS/PIe_L0 R0 Ohm LK_PI Ohm LK_TPMPI Ohm LK_PI R0 US R0 R0 R PI PI PI PI0 0KOhm PEREQ# 0 = Enable control PIEX/ through I = isable PIEX/ ontrolled PEREQ# 0 = Enable control PIEX// through I = isable PIEX// ontrolled FSL/US_MHz R LK_REQ_MH# PIeT_L 0 LK_PIE OHM PIe_L LK_PIE# OHM PIeT_L LK_PIE OHM PIe_L LK_PIE# OHM PIeT_L LK_PIE OHM PIe_L LK_PIE# OHM PIeT_L LK_PIE OHM PIe_L 0 LK_PIE# OHM STLKT_L FSL/TEST_MOE *SELPIEX0_L#PILK PILK PILK PILK0/REQ_SEL** STKT Latched Input Select ecide pin. 0 = SR LK 0 = LLK = PU_ITP LK RN0 LK_PIE_PE RN0 LK_PIE_PE# PIF0 R PI RN0 LK_PIE_NEWR RN0 LK_PIE_NEWR# RN0 LK_PIE_MINIR RN0 LK_PIE_MINIR# RN0 LK_MH_PLL RN0 LK_MH_PLL# RN OHM LK_PIE_ST STL RN OHM LK_PIE_ST# PIeT_L/OTT_MHzL OT OHM RN0 REFLK PIe_L/OT_MHzL OT# OHM RN0 REFLK# ecide pin. = PIEX 0KOhm R 0KOhm STLK_L 0 = PIELK = PEREQ# SELL_# =0, pin#/=piex_l; pin#/=fix/ss, ecide pin 0. SELL_# =, pin#/=ot_mhzl; pin#/=l_ss/pie_l0. VS PI0 R ecide pin. 0KOhm VS R PIF R 0KOhm 0KOhm PEREQ# R LK_MINIR_REQ# PEREQ# R LK_NEWR_REQ# VttPWR_/P# 0 REF/FSL/TEST_SEL REF0 0 LK_PWR VP SLK,0,, S_S ST VREF R REF0 R 0KOhm Ohm FSL R KOhm LK_IH PU_SEL0 PU_SEL PU_SEL R R0 R R0 KOhm R R KOhm R KOhm R KOhm,0,, SL_S ITP_EN/PILK_F FSL R FSL R FSL R KOhm KOhm KOhm R R KOhm LK ISLPRLF_T R.0 MH_SEL0 MH_SEL MH_SEL PEREQ#* PIF0 *PEREQ# *SELL_#/PILK_F VS R PIF Ohm LK_KPI R Ohm LK_IHPI R PEREQ#/PIe_L REFLKSS FSL 0 STP_PU# X 0KOhm 0 = Enable control PIEX/ through I = isable PIEX/ ontrolled Ohm LK_US RN0 OHM R R0 LK_MH# V STP_PI#.KOhm PU_LF FSL 0UF/0V LK_MH_LK 0 0.UF/0V RN0 OHM 0.UF/0V VS_VREF LK_MH VPU VS PEREQ# PEREQ# 0UF/0V 0.Mhz VS_V PUT_LF X0 VS_VPI 0 0 = Enable control PIEX/0,ST through I = isable PIEX/0,ST ontrolled 0.UF/0V V PU_STOP# R0 VS_V PF/0V VREF T L /00Mhz PI/PIEX_STOP# VS 0 0.UF/0V 0UF/0V 0.UF/0V 0.UF/0V VPI 0UF/0V U00 0.UF/0V VPI 0.UF/0V 0.UF/0V VS_LK L0 /00Mhz VS VS FS SELSELSEL0 PU riven / / / ISLPRLF-T INT-PU, INT-P resistor value is 0K ohm. Title : LOK EN SUSTeK OMPUTER IN ustom TS.0 ate: Tuesday, ugust, 00 Lorentz_hang 0
22 V_E R R R 0 0.UF/V OS#_O,0 RST_UTTON# V_E E_.UF/.V c00 VPLL VS V R 0KOhm U0 RST/OUT V/V E_RST# N 0.UF/V V_E E_RST# 0.U ±0% RNV, FORE_OFF# 0.UF/V 0UF/.V 0UF/.V V R H0TE RIN# VS E_ E_XOUT R 0MOhm X0.KHz PF/0V V_E,,, _PR_U# KSI0/ST# KSI/F# KSI/INIT# KSI/SLIN# KSI KSI KSI KSI KSO0/P0 KSO/P KSO/P KSO/P KSO/P KSO/P KSO/P KSO/P KSO/K# KSO/USY KSO0/PE KSO/ERR# KSO/SLT KSO KSO KSO 0 KK KKE 0 PSLK0/PF0 PST0/PF PSLK/PF PST/PF Q T T0 T T PWM0/P0 PWM/P PWM/P PWM/P PWM/P PWM/P PWM/P PWM/P 0 T0 T0 SMus V V to Thermal V_E R PWR_ON# 0KOhm R R R0 R R R H_LE_UP# 0 PWR_LE_UP# 0 T.KOhm.KOhm 0KOhm 0KOhm 0KOhm 0KOhm PWR_ON# SME0_LK SME0_T T_IN_O# _IN_O# LI_SW# RFON_SW# RI#/WUI0/P0 RI#/WUI/P P INT/P TH0/P TH/P /PE0 /PE /PE /PE PWRSW/PE WUI/PE LPP#/WUI/PE LKRUN#/WUI/PE 0 F0/P F/P LP0HL/P LP0LL/P PH0 PH PH PH PH PH PH PH 0 0 PI0 PI PI PI PI PI PI T0 PWRLIMIT# KOhm R 0KOhm PM_PWRTN# T THRO_PU T E_IE_RST T0 T T0 PWRLIMIT# _IN_O# MUTE_POP_PIO# T_IN_O# T SLP_S#_R SLP_S#_R RFON_SW# VS R R R R 0KOhm 0KOhm.KOhm.KOhm H0TE RIN# SME_LK SME_T R0 R 0KOhm 0KOhm MRTHON# EXT_SI# R 0KOhm NV_OVERT# FN0_TH T T PWR_ON# T MRTHON# R SLP_S#_R R T SLP_S# R0 PM_LKRUN#,0, TP_LK TP_T T T R R 00KOHM 00KOHM LI_SW# T0 T _PR_U# R R PU_PWR VSUS_ON, SUS_PWR, SUS_ON SUS_ON PM_PWRTN# SUS_ON SUS_ON, PU_VRON PM_RSMRST# R R R R00 R R, R.KOhm IH_PWROK, LL_SYSTEM_PWR T R R0 R0 R R.KOhm H_EN# PREH E_LK_EN T_LERN R0 VRM_PWR, R SUS_ON R SUS_E# R SUS_ON E_ SLP_S# SLP_S#_R T PU_PWR T T T T T T T T T T0 T T T PS_PPE# PS_SHN# P_LE 0 VSUS L_KOFF# NUM_LE LKOUT/P0 P TMRI0/WUI/P P TMRI/WUI/P KKOUT/P PSLK/PF PST/PF PSLK/PF PST/PF R R ITTE _PR_U, L_L_PWM FN_PWM RX/P0 TX/P P RIN#/PWRFIL#/LPRST#/P /PJ0 /PJ /PJ /PJ to attery NV_OVERT# S T T T T N00 PS/ T T T T KSI0 KSI KSI KSI KSI KSI KSI KSI KSO0 KSO KSO KSO KSO KSO KSO KSO KSO KSO KSO0 KSO KSO KSO KSO KSO E_XIN E_XOUT R 0KOhm FR# FWR# FS# F0 F F F F F F F F0 F F/R0 F/R F/PPEN F/SHM F F F F F0 F F F F F F/P0 F/P F/P F/P KMX PF/0V T VSS 0.UF/V 0.UF/V,, VPLL E_XIN SME0_LK SME0_T SME_LK SME_T PIO VS R 0 0/PK0 /PK /PK /PK /PK /PK VSS VSS VSS VSS VSS VSS VSS V_E /00Mhz V_E t= 00ms SMLK0/P SMT0/P SMLK/P SMT/P V FLSH ROM L PL0 PL PL PL PL KSO/PM KSO/PM TX/PM RX/PM PJ PJ PL PL PL PI S EXT_SI# Q N00 L0 L L L LPLK LFRME# LPRST#/WUI/P SERIRQ ESMI#/PM0 ESI#/P 0/P KRST#/P WRST# PWUREQ#/PM EXT_SI_S# E_RST# T T FR# FWR# FS# F0 F F F F F F F F0 F F/ R0 F/ R F/ PPEN F/ SHM F F F F F0 F F F F F F F F F U 0 0 LP RN0 OHM RN0 OHM RN0 OHM RN0 OHM LK_KPI,, LP_FRME#,,,,,, UF_PLT_RST#,0, INT_SERIRQ EXT_SMI# EXT_SI# VT LP_0 LP_ LP_ LP_ VSTY VSTY VSTY VSTY VSTY VSTY For Expreeard ebug ard,,,,,,,, SUS_E#, E_ Title : ITE-(/) SUSTeK OMPUTER IN ustom TS.0 ate: Tuesday, ugust, 00 Lorentz_hang 0
23 KSO[0:] 0:etermined by E KSI[0:], 0 V_E N R 0KOhm R 0KOhm F/ R F/ R0 R 0KOhm R 0KOhm F/ R:secect LP address: E/F F/ R0 :secect LP address:e/f V_E V_E 0 0 SIE 0 SIE 0 EMI recommandation. To protect K destroy by ES. Need put between K connector and K, and close to the connector as possible. KSO[0:] KSI[0:] V_E KSO0 KSO KSO KSI KSI0 KSO R.0 KSI0 KSI KSI KSI KSO0 KSO PN0Y 0 KSI KSO KSO KSI KSI KSI KSI KSO KSO KSI KSI PN0Y KSO KSO KSO KSO KSO KSO0 KSO KSO KSO KSO KSO 0 KSO KSO KSI R.0 KSI KSI PN0Y 0 KSO KSO ZIF_ON_P R 0KOhm R0 0KOhm KSO0 KSO VS KSO PN0Y F/ PPEN R 0KOhm 0 R 0KOhm R 0KOhm F/ SHM KSO KSO KSO KSO KSO0_ F/ PPEN:enable in-system program via parallel port interface.(ks down) F/ SHM:share IOS mode enable. PN0Y KSO0 S Each I needs vias to ground. Q N00 Touch Pad onnector VS M-ROM L V_E 0 N0 N N N 0 0 F0 F F F F F F F F0 E# OE# WE# RESET# RY/Y# YTE# FS# FR# FWR# E_RST# Vss Vss Vcc SIE 0 SIE 0 Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q/- 0 0.UF/V R.KOhm R0.KOhm INTT_Q L INTLK_Q L TP_SW_L /00Mhz /00Mhz TP_T TP_LK TP_SW_R SW FP_ON_P SW TP_SW_L TP_SWITH_P TP_SW_R TP_SWITH_P F F/ R0 F/ R F/ PPEN F/ SHM F F F F F0 F F F F F F F F F U0 /00Mhz l00_h N TPV M TSOP R 0KOhm MXLV00TT UF/0V Title : ITE-(/) SUSTeK OMPUTER IN ustom TS.0 ate: Tuesday, ugust, 00 Lorentz_hang 0
24 0.UF/0V L0 0 mil L_TRP L_TRM MIP MIN VTRL V_ MIP0 MIN0 V_ MIP MIN V_ MIP MIN V_ MIP MIN V_ V_ V_ EESK EEI/UX V_ EEO EES V_ SPIS V_ SPISK TS V_ V_ ISOLTE SPISI SPISO V_ EESK EEI 0 0mil L0 VS EEO EES V /00Mhz R KOhm 0.UF/0V L_RP L_RN 0.UF/0V L_RP L_RN V V 0.UF/0V 0.UF/0V V L_TP L_TN 0 RSET VTRL V KTL KTL V_ V_ LE0 LE LE LE V_ V_ T TLK V_0 U VTRL V L_TP L_TN UF/.V V V UF/0V /00Mhz VSUS 0 mil V.KOhm R0 V V V XIN_LN XOUT_LN VTRL verage supply current V 0m VEV m V m 00 UF/0V V R KOhm Q S V V R 0 0.UF/V 0.UF/V 0.UF/0V 0UF/.V RTL 0 0 0mil E V VTRL L_TRP L_TRM N N LNWKE PERST V_ EV_ HSIP HSIN E PEFLK_P REFLK_N EV_ HSOP HSON E V_ MIP MIN EV 0mil 0.UF/0V 0.UF/0V PIE_RXN PIE_RXP 0UF/.V PLT_RST#_S UF_PLT_RST# R R0 0.UF/0V 0.UF/0V LK_PIE_LN# LK_PIE_LN PIE_TXN PIE_TXP,,,,,, EV PIE_RXN_LN PIE_RXP_LN R PIE_WKE# VTRL T 0.UF/0V PF/0V 0.UF/V 0.UF/V 0.UF/V 0.UF/0V 0.UF/V 0.UF/0V UF/.V 0 Mhz S V SK I OR O X XOUT_LN V U R.KOhm EES EESK EEI EEO 0mil E XIN_LN V Q S V V PF/0V R Title : igaln SUSTeK OMPUTER IN ustom TS.0 ate: Tuesday, ugust, 00 Lorentz_hang 0
A8E/A8S Merom/GM965/PM965 BLOCK DIAGRAM CPU ... MEROM. 3,4 HOST BUS CRESTLINE GM965/PM965 11~15 X4 DMI PCI EXPRESS X1 3 3 SYSTEM
E/S Merom/GM/PM LOK IGRM E Sub block iagram / OM option VI ual H. HOST US RT & TV ON LVS & INV ON VORE R SRM /MHz SYSTEM.VS &.0VS R & VTT +VO & +.VS HRGER PI ETET PROTET LO SWITH FLOWHRT VG ON US x /T
More informationMerom. Page 3,4 HOST. 667/800MHz NORTH BRIDGE INTEL. Crestline. Page 5 ~ 10. DMI Interface SOUTH BRIDGE INTEL ICH8-M.
MS- VER :.0 0 : LOK IRM 0 : PLTFORM 0 : Merom- (HOST US) 0 : Merom- (POWER/N) 0 : RESTLINE- (HOST US) 0 : RESTLINE- (MI/V) 0 : RESTLINE- (R) LVS 0 : RESTLINE- (POWER-) Page 0 : RESTLINE- (POWER-) 0 : RESTLINE-
More informationCPU Intel Penryn (Socket P) 3,4. FSB 800/1067 MHz. Cantiga GM LVDS. Panel CRT VGA. x4 DMI. 34 x 34mm 1329 FCBGA HDMI 10~15 DMI X4.
NOTE " UM lock iagram 00/0/ PU Intel Penryn (Socket P), FS 00/0 MHz Thermal Sensor G0 FN 0 0 LOK GEN. ISLPRSGLFT RII SOIMM, RII antiga GM x MI LVS VG Panel RT RII SOIMM, RII x mm FG HMI LEVEL SHIFTER PERIOM
More informationT53S Main BD. R1.2 Block Diagram
T Main. R. lock iagram LV PE Merom PU LV / ULV PE, F F 00/ MHz LOK EN. ILPRLF-T PE FN Thermal sensor PE 0 RT HMI PE PE M Nvidia NP- M PE 0,,,,,, PE udio L PE,, 0 F PI-E X zalia LP restline PM PE 0,,,,,
More informationF8V L80V N80V N81 Montevina Block Diagram
FV L0V N0V N Montevina lock iagram _IN & T ON PE 0 Penryn W & LE PE HMI RT PE PE LV & INV PE INTERNL KEYOR TOUH P PE IR IO PI ROM MI IN HP&PIF OUT OPMP PE Internal MI ON PE PE PE 0 V aughter PE FVa: M
More informationTE1 Block Diagram. Intel. Merom (35W) FSB(667/800MHZ) Page 18 CRT. PCI-E 16X Lan. Crestline GM 533/ 667 MHZ DDR II. Page 5,7,8,9,10,11.
P STK UP TE lock iagram LYER : TOP LYER : S LYER : IN LYER : V LYER : IN LYER : IN LYER : S LYER : OT V_ORE HMI Page LE PNEL Page HMI RT Page 0 Transmitter Sil Page L PNEL Page LE river I Page zalia SVO
More informationCPU NORTH BRIDGE SOUTH BRIDGE
0_lock iagram 0_System Setting 0_Power Sequence 0_lock Gen_ISLPR 0_iamondville_US 0_iamondville_PWR 0_N-GMS(HOST) 0_N-GMS(MI) 0_N-GMS(GRPHI) 0_N-GMS(R) _N-GMS(PWR) _N-GMS(PWR) _N-GMS() _S-IHM(PWR) _S-IHM()
More informationW7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM
WJ: YONH/LITO-PM/M LOK IRM PE LOK EN. I0 PE 0 MI PREMP & INT MI PE 0, PE PE PE R VRM* F TV OUT ZLI M PE LV RT ZLI L0 UIO_MP & INT PK PE PE PE nvii M PE,,,0,, PIF JK zalia PIE LP T PE,, PE,,,,0,, Yonah
More informationE chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_
: PENRYN/NTI/IH9-M/N9M- LOK IRM mall-oard ub-oard R VRM*(MX) RT MI PREMP & INT MI LZI M UIO OR L0 PE mall-oard LV HMI TouchPad PE IO PI ROM PE INTERNL KEYOR PE PE PE PE UIO_MP & INT PK PE PE PE PE nvii
More informationP STK UP LYER : TOP LYER : SGN LYER : IN PU ORE ISL Li / lock iagram PU Penryn PU THERML SENSOR.MHz 0 LYER : IN LYER : V LYER : OT P (upg)/w LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# REFLK,REFLK# REFSSLK,REFSSLK#
More informationF7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD
0_lock iagram 0_ystem etting 0_PU-YONH(HOT) 0_PU-YONH(PWR) 0_N-M(HOT) 0_N-M(MI & F) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM() _-IHM() _-IHM() _-IHM(PWR) 0_R O-IMM0 _R O-IMM _R TERMINTION
More informationR&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation
Inventec orporation R& ivision oard name : Mother oard chematic Project : Z (anta Rosa) Version : 0. Initial ate : March 0, 00 Inventec orporation F, No., ection, Zhongyang outh Road eitou istrict, Taipei
More informationCPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76
0 lock iagram * 0 0 0 0 ystem etting * 0_PU-Merom(HOT) 0_PU-Merom(PWR) U ONN * I ROM * Fv/c 0 * 0 0_RETLINE(HOT) 0 0_RETLINE(MI & F) 0 0_RETLINE(RPHI) 0 0_RETLINE(R) 0 _RETLINE(PWR) _RETLINE(PWR) _RETLINE()
More informationP STK UP LYER : TOP LS lock iagram LYER : S LYER : IN LYER : IN LYER : V LYER : OT V_ORE +.V +.V +.V +.VSUS +VPU +V_S +VSUS +V +VPU +V_S +V SMR_VTERM SMR_VREF HMI Page TV-OUT Page RT Page L(WXG+.W) Page
More informationFP7 (CULV) BLOCK DIAGRAM
FP (ULV) LOK IGRM P STK UP 0 L HI TOP GN IN IN V OT PU SU00 eleron FS /00/0 P (G) 0W PGE,, PU THERML SENSOR PGE LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# LK_PIE_VG,LK_PIE_VG#.MHz LOK GEN RTMN-0-V-GRT PGE RIII-on
More informationSapporo 1.0 BLOCK DIAGRAM
PU ORE.V/.V /.V/.VM VPU/VPU Sapporo. LOK IGRM P P P Merom Pins (Micro-FG) P,P PU Thermal Sensor MX P.MHz lock Generator K P.V/SMR_VTERM/SMR_VREFP TT HRGER MX/ ISHRGE VM_LN_SW/V_S/V_K/VSUS/V P V/VSUS P
More informationVER : 3A. Thermal Sensor & Fan P37 LVDS. E-switch PI2PCIE412-DZHE LVDS MXM III-NB8E (GT/SE/GLM) VRAM 256M VRAM 512M P18 HDMI HDMI P19 P17 SPDIF_MXM
Module Y Mini PI (for ebug) P H / O (ST) P P X'TL.MHz LOK GENERTOR YLFXT RII SO-IMM RII SO-IMM P H (ST) P H / O (PT) P P in ard Reader ontroller R P,P in ard Reader connector P ST ST PT PI us MX(Maddog.)
More informationZ06 SYSTEM BLOCK DIAGRAM
OM MRK IV@: INT VG EV@: STUFF FOR EXT VG SP@: STUFF FOR UM or VG X'TL.MHz LOK GENERTOR IS: SELGO: SLGSPTTR RII SO-IMM 0 SO-IMM P Z0 SYSTEM LOK IGRM P ual hannel R /00 MHz Penryn ufpg N antiga P, P FS /00/0
More informationVF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E
0 0 0 0 0 0 0 lock iagram ystem etting * PU-YONH(HOT) PU-YONH(PWR) * N-PM(HOT) * U ONN * I ROM * LE * R Mx x Option PU YONH MEROM W W LOK EN I 0 FJr 0 0 0 N-PM(MI & F) N-PM(RPHI) N-PM(R) N-PM(PWR) 0 &
More informationZ96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE
0_lock iagram 0_ystem etting 0_Merom PU () 0_Merom PU () 0_PU P. 0_PM--PU () 0_PM--R/PE () 0_PM--R U () 0_PM--PWER () 0_PM--PWER () _PM--/TRPPIN () _IHM() _IHM() _IHM() _IHM--PEW/ () _R -IMM0 _R -IMM _R
More informationL53II0 M/B and Daughter P/N LIST:
Model : LII0 P P/N:L00- P P/N:L00- Intel Merom PU + M + IH-M hipset LII0 M/ and aughter P/N LIT: LII0 M/ ffiliated FF/able P/N LIT: P0 INEX P0 YTEM LOK IRM P0 POWER IRM & EQUENE P0 PIO & POWER ONUMPTION
More informationQuanta Computer Inc. REV 3A PROJECT : ZO1 COVER SHEET 1 OF 1 PROJECT LEADER: JIM HSU DOCUMENT NO: 204 DATE :2007/04/14 MB ASSY'S P/N : 31Z01MB00XX
MOEL: Z0 Motheroard REV: HNGE LIST: FIRST RELESE PGE0.. R,, MOIFY to EP P/N:SF PGE0.. STUFF HOLE P/N:FZ00000,. STUFF HOLE,, P/N:FE000,. STUFF HOLE P/N:FZ00000 PGE0.. STUFF HOLE, P/N:FZ00000,. STUFF HOLE
More informationZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga
TVOUT TFT L Panel." WSXG+ X'TL M VI RT luetooth US US P P P P P amera Module(.M) P in ardreader (SMS ) P US US Port x US0~ P VI TVout LVS VG Media-ay O/nd H/nd attery P X'TL.MHZ lock Generator H IS0GLF
More informationMerom / Crestline / ICH8-M
VI ocking(rq) US (US) X LN 0/00/G MOEM udio/spdif JK RT/S-Video Parallel/Serial Port VI Port PS Port * attery harger VI / 0 hrontel PG US PORT X US0~ PG US~ PG Modularity PT O/H UX attery PG PG 0 SVO RII-SOIMM
More informationFM6B Hepburn Intel UMA
FM Hepburn Intel UM VER : POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V MHZ R II MHZ R II ST-O PG PG PG PG ST Merom or Penryn ( Micro-FPG)
More informationVM9M Block Diagram Intel UMA
hexainf@hotmail.com GRTIS - FOR FREE lock iagram Intel UM VER : F POWER /TT ONNETOR PG TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V PG PG Penryn ( Micro-FPG) PG, 00/0 MHz antiga FN & THERML EM--IZL-TR
More informationPART for BOM only 02G GPU NB8M
RT_TY P PRT for OM only Function U Partnumber RT TY 000 LOTION Temp Modify 0: elete E,,,, already have in location elete E, No space to add elete,,0,,,,,,, No space to add TT PU NM 00000 Title Revision
More informationModel Name: 8I945GMF. Revision 1.0
Model Name: IGMF SHEET TITLE Revision.0 SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT
More informationF80Q SCHEMATIC Revision 2.00
F0Q HMTI Revision.00 P 0 0 0 0 ontent YTM P RF. PU-Penryn() PU-Penryn() PU P, Thermal enor LOK N._ILPRLF N_-0L ()--PU N_-0L ()--R/P N_-0L ()--R bus N_-0L ()--POWR N_-0L ()--POWR N_-0L ()--/trapping R O-IMM_0
More informationothan RJ lock iagram PIN (micro F-PG) P,,, w, w inch XG, SXG+ / MHz VI M/M LVS L P LVS lviso GM/PM RII / UNUFFERE RII SOIMM P Hyper memory P,, R/G/ RT PIE Lanes P R/G/ PIN (micro FG) P,,, RII / UNUFFERE
More informationIntel ECX Form Factor POC Board Based on Intel 915GM Chipset
Intel EX Form Factor PO oard ased on Intel GM hipset TITLE OVER SHEET LOK IGRM PU K- LOK SYNTHESIZER INTEL GM GMH R SO-IMM INTEL FM IH-M IH IE,F,US,FP LVS,ST,FWH,PS/ LN(INTEL QM/ER) SUPER I/O(WHF),F,IO
More informationE N_c M/MPMV/MP LOK IRM TTERY TYPE Sub block iagram / OM option SP POWER SEQENE... PU M Turion F/ PU P LF LF LF HOST US VI ual H. RT & TV ON LF V ON Nvidia Nx series TI Mx series LVS & INV ON R SRM //
More informationPenryn 479 ufcpga. NB Cantiga
OM MRK IV@: INT VG EV@: STUFF FOR EXT VG SP@: STUFF FOR UM or VG X'TL.MHz LOK GENERTOR IS: SELGO: SLGSPTTR RII SO-IMM SO-IMM P P ual hannel R / MHz Penryn ufpg N antiga FS / MHz P, P, P, P, P, P, P P,
More informationGenerated by Foxit PDF Creator Foxit Software For evaluation only.
I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software
More informationPenryn / Cantiga / ICH9-M
PU THERML SENSOR.V PG RII-SOIMM RII-SOIMM 0.V_R_VTT.V_SUS.V V_R_MH_REF PG, Web am on L US V luetooth US V_SUS US PORT X US0~, V_SUS Fingerprint US O(fixed) V Internal H V.V PG PG PG PG PG PG HP SPI FLSH
More informationACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE
ER_P MIN OR 00.. Tuesday, March 0, 00 TE HNE NO. X0 REV EE TE POWER TE RWER EIN HEK REPONILE IZE= VER: FILE NME: XXXX-XXXXXX-XX P/N XXXXXXXXXXXX INVENTE ER_JM OE IZE O.NUMER REV --00-L X0 X0 HEET . chematic
More informationCPU Thermal Sensor GMT781-1 EXT.CLOCK GEN ICS954226AG-T. 533 MHZ Memory Dual channel DDR II CHANNEL A DDR II CHANNEL B 1X PCI-E<PORT1> 2.
NRL lok IGRM PU YONH/MERON eleron u-fpg PIN PU Thermal Sensor GMT- EXT.LOK GEN ISG-T attery In / & harge FS RT x -SU -Pin L " Square XG RT Hx LVS MHZ N LISTOG GML R II HNNEL R II HNNEL MHZ MHZ Memory ual
More informationPCB NO. DM205A SOM-128-EX VER:0.6
V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V
More informationJ1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET
GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP
More informationProject Name :I36IAx Platform : Celeron GS40 + Park + ICH9M
Project Name :IIx Platform : eleron + 0 + Park + IHM PE..... PU... 0_FF. 0...... -IHM.... 0.......... 0....... POWER... 0. ONTENT INEX YTEM LOK IRM POWER IRM & EQUENE Power on equence iagram PU Penryn
More informationRSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7
Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM
More informationZ62Ha CPU. Card Reader TPM 1.2 GIGA LAN NEWCARD DDR2 SO-DIMM1 DDR2 SO-DIMM2 AZALIA CODEC CLOCK GEN MDC CONN. DDR2 32MX16M X4. Touch Pad.
lock iagram R MXM X L RT Internal K Touch Pad ynaptics TI PU M- ebug onnector TPM. INFINEON L PU MEROM ocket-p NORTH RIE I OUTH RIE R single hannel- R single hannel- MUTIOL MHz ITP ONN. LOK EN I LPR00
More informationFAN & THERMAL SMSC1423 PG 39 CLOCK SLG8SP513V (QFN-64) PG 17 LVDS. DP Port VGA. USB2.0 x 3. PCIEx1. PCIEx1 USB2.0. PCIEx2 USB2.0. PCIEx1 USB2.
ELL *FM M/ P_N FM Hanks Intel UM VER : PW: WJ PW: M PW: WJ POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V / MHZ R II / MHZ R II ST-O PG
More informationEUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL
SHEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: IGME TITLE Revision.0 SHEET TITLE OVER SHEET LOK IGRM OM & P MOIFY HISTORY 0 P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI
More informationFM6 Hepburn Intel Discrete GFX
FM Hepburn Intel iscrete GFX VER : POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V MHZ R II MHZ R II ST-O PG PG PG PG ST Merom or Penryn
More informationZH2 Block Diagram. Yonah/Merom INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 533/667 MHz SDVO CALISTOGA-GM 1466 FCBGA TVOUT RGB. Page : 6 ~ 11 DMI I/F
LOK GEN IS0G V /.V / 0V Page :.V / 0.V /.V Page :.V /.0V Page : Page : Page : Page : PU ORE TTERY HRGER HOST MHz/MHz PI-E 00MHz VG MHz US MHz PI MHz REF MHz VPU V_PU V_S V_S VSUS VSUS V V 0V.VSUS.V 0.VSUS
More informationZG5 NB Block Diagram
VTERM(+0.V) VTT(+.0V) +.VSUS +.V +.VSUS +.V +.V VPU +.V +.VSUS L_.V L_V +V RT P." panel P LVS ZG N lock iagram iamondville VORE:+. ~ +0. VP:+.0V V:+.V or +.V FS GMS P, HOST P R P LVS, MI, R LK P POWER
More informationNV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.
. NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS
More informationExtreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25
LT- lock iagram YTEM / TP0 INPUT OUTPUT 0 /MM M/M Pro/x 0 RJ ONN EXT MI LK EN ILPR Thermal ensor/ Fan control MT RII / RII / lot lot Ricoh R ardreader OROM M0/M 0/00M/000M TLE RJ ML0 ONN RELTEK H UIO OE
More informationGM3(B) Pacino Intel Discrete & UMA Block Diagram
GM() Pacino Intel iscrete & UM lock iagram Screw Hole PG POWR /TT ONNTOR PG R-SOIMM PG, R-SOIMM PG, UIO/MP ST/H blank Page SYSTM RST IRUIT TT HRGR RUN POWR SW +.V_SUS/+V_SUS +V/+.V/+.V PG udio udio SPK
More informationC45/C46 Block Diagram
/ lock iagram LK EN I LPR.00.00W Mobile PU Merom /., Project code:.u0.00 Project code:.v00.00 P Number : 0 Revision : - YTEM / TP0 INPUT TOUT OUTPUT V_() V_() YTEM / INPUT TOUT OUTPUT 0V_0(.) V_(.) R /
More informationSHELBY-INTEGRATED CLOCKS ICS PG 17. sdvo SI1362 PG 18 USB2.0 (P5,P6) USB2.0 (P3,P4) USB2.0 (P7) 1394 CONN PG 25 USB2.
IMVP- PU VR PG RUN POWER SW PG UIO ST00 PG, / +V_SR +VSUS PG /TT ONNETOR TT SELETOR TT HRGER POWER / R-SOIMM PG, R-SOIMM PG, ST - H PG Internal Media ay -ROM PG S/PIF to OK PG udio Jacks PG RJ to OK PG
More informationG HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2.
R lock iagram LK EN. / MHz R MI In x I LPR / MHz odec L /MHz ZLI OP MP Q INT.PKR x OK E R PI-E PI-Express U.0 PORT/PORT Repeater/ PIEQX0 ock Port x Jack In x RJ- Ethernet Port x HMI x RT x U.0 x udio In
More informationSCHEM,MBP 15" MLB 12/07/2007. Date TABLE_TABLEOFCONTENTS_HEAD TABLE_TABLEOFCONTENTS_ITEM TABLE_TABLEOFCONTENTS_ITEM. 50 Current Sensing
TLE_TLEONTENTS_HE TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM
More informationCD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-
SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_
More informationKEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power
KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO
More informationBIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2
TITL over She_ lock iagram General Spec. hange Lise omponent Size Processor North ridge South ridge lock Synthesizer) Sdram imms PI-x Slot Pci Slot PI-x Slot I onnectors TX Power & ypass P OM, PS, US,
More informationMODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031
MOEL REV HNGE LIST Model Page T/ M OR FROM TO T/ M TM00 TM00 PGE --- Enable LKM from clokc generator for the PLL circuit of, and disable the ocsillator circuit of PI PLL. PGE --- Remove H/W shutdown circuit
More informationMODEL REV CHANGE LIST ZL9. Preliminary Release
E MOEL REV HNGE LIST ZL Preliminary Release Page : dd.pf for Signal quanlity Page : dd R0 0om for UM. Page : seprate STLE# for IE interrupt. Page :add R 0ohm for M-T. Page : enlarge H,H to mm for VG sink
More informationBLOCK DIAGRAM THERMAL POWER (IMVP4) BANIAS 24.5W FAN PSB DDR TERMINATION LVDS MCHM MONTARA -GM 3.8W LCD 855GM/GME:266/ GM/GMV/GME:266/266/333
ard Reader N L NeNe Le LOK GN LOK IGRM North ridge GM GM GM GM GMV ischarge circuit R UIO MP & MI RUS PMI PU eleron anias othan(00) eleron anias othan(00) eleron anias othan(00) eleron anias othan(00)
More informationX51C Main BD. R1.0 BLOCK DIAGRAM
X Main. R.0 LOK IRM Merom PU LOK EN. ILPRLF-T PE ufp FN + Thermal sensor PE, PE 0 PE LV i0elv F 00 MHz PE TV PE RT im TE R MHz R-II O-IMM X PE,, PE PE 0,,,,,, MI * PIE * Miniard WLN onn. PE New ard onn
More informationHOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.
0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI
More informationAS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%
K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.
More informationPOWER VGA DC/DC CPU VR PG 51 PG V_ALW/+5V_ALW/+15V_ALW DC/DC. nvidia G86/G72M PCI EXPRESS GFX. PCIEx16 PG 18,19,20,21,22. USB2.
JM M/ P JM-ISRETE PW FP, PW UW, SHEM PM. (M) VER : POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, Internal Media ay -ROM PG S/PIF for ock PG US. SMRT R OZRLN PG S/PIF for MINI IN PG UIO/MP PG, TT SELETOR
More informationDC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23
E-UM ESIGN VER : RUN POWER SW PG /TT ONNETOR TT HRGER PG PG othan ( Micro-FPG) PG, / V_SR VSUS PG PU VR PG LOKS PG R-SOIMM PG, R-SOIMM PG, MHZ R I FS MHZ lviso GM/GML PG PG,,,0, LVS TVOUT VG Panel onnector
More informationG60J Schematics for Calpella Platform Rev. 1.5
YTEM PE REF. 0. lock iagram 0. ystem etting 0. PU()_MI,PE,FI,LK,MI 0. PU()_R 0. PU()_F,RV,N 0. PU()_PWR 0. PU()_XP. R()_O-IMM0. R()_O-IMM. R()_/Q Voltage. VI ontroller 0. PH()_T,IH,RT,LP. PH()_PIE,LK,M,PE.
More informationSYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:
R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS
More informationSVT-2 REV : 3C
/ ( VRM & VR0 ) MX0 P / ( VRM ) MXETG P / ( VRM & V0R ) MX & F P / ( VM & VM ) MX0ETU PU ORE ( VPUORE ) ISL HRGER MXETI TSURUMI KVT P P P0 ( V & V & VR & VR ) P R II SOIMM0 R II SOIMM VR R_VREF V0R P,0
More informationC90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP.
0 00_00_000 LOK iagram HITORY Power equence LKEN-ILPRLF-T N-_ N-_ N-_ N-_ N-_ 0 L- L- L- L- RII_-IMMs RII_-Termination MXM Interface MXM Power & N NIO_-LV & Inverter NIO_-RT 0 NIO_-VIEO NIO_-HMI onnector
More informationAS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%
K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.
More informationA8Jp/Jv/Je/Jn/Fm SCHEMATIC
Jp/Jv/Je/Jn/Fm HMTI P 0 0 0 0 ontent YTM P RF. Merom PU () Merom PU () PU P/THRML NOR LOK N. alistoga--pu alistoga--pi alistoga--r alistoga--powr alistoga--n alistoga--trap R O-IMM_0 R O-IMM_ R R TRMINTION
More informationHeaders for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz
V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion
More information1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766
OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H
More informationSY3. BlOCK DIAGRAM. Intel. TigerPoint. Intel PineView-M VGA LCD. USB CNN x2. Bluetooth WWAN. Camera
SY lok IGRM LOK GEN SLGSPVTR 0 PU Thermal Sensor Intel PineView-M R/G/ VG attery In / & harge MHZ RII SO-IMM Micro-G LVS L Max. G US NN x luetooth SIM Socket WWN US.0 Intel MI x TigerPoint PI-E PI-E ST
More informationSVS 5V & 3V. isplsi_2032lv
PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf
More informationC uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.
Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P
More informationU1-1 R5F72115D160FPV
pf R NF_ X MHz, pf ON_XTL ON_EXTL R R NF_,,,, R NF_ R NF_ R R,,,, M M M_LK M_LK SEMn TI TMS TK TRSTn K R K R K R K R EXTL XTL M M M_LK M_LK TESTM SEMn TI TMS_WTX TK_WSK TRSTn_WRX U- RFFPV VREF VREFVSS
More informationPCIextend 174 User s Manual
PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender
More informationDISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2
SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_
More information8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1
isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty
More informationB0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History
0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00
More informationU35JC SCHEMATIC Revision 1.0
YTEM PE REF. PE ontent lock iagram ystem etting PU()_MI,PE,FI,LK,MI PU()_R PU()_F,RV, PU()_PWR PU()_XP R O-IMM_0 R O-IMM_ R _Q VOLTE 0 PH_IEX()T,IH,RT,LP PH_IEX()_PIE,LK,M,PE PH_IEX()_FI,MI,Y PWR PH_IEX()_P,LV,RT
More informationA B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14
A ISIONS ZONE LTR ESRIPTION ATE APPROVE A INITIAL RELEASE --_0:0 J 0 0 0,,,, AF JP PAR [:0] ON PIV 0 SO LAV EN LK PHYS M LK STAT_A M0 M R R R R R R R 0K J J AR AR[:0] AR AR AR AR0 AR AR[:0] AR AR AR AR0
More informationThurman UM chematics ocument ufp Mobile Merom Intel restline-m + IHM 00-0- REV : (ELL:X0) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Thurman UM ize ocument Number
More informationBeyonce UMA Schematics Document. ufcpga Mobile Merom Intel Crestline-GM + ICH8M REV : -2 (DELL:A00)
eyonce UM chematics ocument ufp Mobile Merom Intel restline-m + IHM 00-0- REV : - (ELL:00) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM ize ocument Number
More informationModel Name: 8I945AE-AE Revision 1.1
Model Name: IE-E Revision. HEET TITLE HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET LOK IRM OM & P MOIFY HITORY P_L_ P_L_ P_L_ P_L_,E,F, MH-LKEPORT_HOT MH-LKEPORT_RII MH-LKEPORT_PI E, MI MH-LKEPORT_INT V
More informationRealtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0
Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP
More informationCarrier Board Design Guide
arrier oard esign Guide for OM Express Modules (OM.0 R.0) 0.0-000-00 opyright opyright 0-0 VI Technologies Incorporated. ll rights reserved. No part of this document may be reproduced, transmitted, transcribed,
More informationH-LCD700 Service Manual
H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug
More informationZR1 Block Diagram PCIE. Yonah / Merom. INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 667/533MHz. Calistoga 945GM / 945PM / 940GML 1466 BGA TVOUT RGB
LOK GEN IS0 Page : V /.V / 0V Page :.V / 0.V / VP Page : NVV /.V Page : PU ORE /.V Page : TTERY HRGER Page : HOST 00/MHz PI-E 00MHz VG MHz US MHz PI MHz REF MHz VPU V S SUS VSUS V V V_S 0.VSUS 0.V VP NVV.V.V
More informationISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B
IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN
More informationHF SuperPacker Pro 100W Amp Version 3
HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project
More informationcore Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103
core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S
More information#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N
P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,
More informationA B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.
S J TXR0 TXR TXR TXR[:0] TXR TXR LK TX[:0] TX0 TX TX0 TX TX TX TX TX TX TX TX TX TX TX TX TX R 0K R 0K J J0 PIV R 0K TXPR R0. H/E0 H/E H/E TXLV TXSO J J HRST HLK HPERR HGNT HISEL HEVSEL HSTOP HTRY HIRY
More informationT h e C S E T I P r o j e c t
T h e P r o j e c t T H E P R O J E C T T A B L E O F C O N T E N T S A r t i c l e P a g e C o m p r e h e n s i v e A s s es s m e n t o f t h e U F O / E T I P h e n o m e n o n M a y 1 9 9 1 1 E T
More informationReference Schematic for LAN9252-SPI/SQI+GPIO16 Mode
Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM
More informationXIO2213ZAY REFERENCE DESIGN
XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE
More informationVirtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector.
PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE - Power us and Switches
More informationSIT REV : 3A
Inverter"WXG VIN(V): W.V: W Power / converter Page 0~ lcok Gen. K0-M PU IS0 / P-M(othan)/eleron IS0 Page / Page V lock iagram SIT RV : 00-0- SVIO Page RT Page lviso-gm R /00 Page //// Page /0 WLN Mini-PI
More information