Quanta Computer Inc. REV 3A PROJECT : ZO1 COVER SHEET 1 OF 1 PROJECT LEADER: JIM HSU DOCUMENT NO: 204 DATE :2007/04/14 MB ASSY'S P/N : 31Z01MB00XX

Size: px
Start display at page:

Download "Quanta Computer Inc. REV 3A PROJECT : ZO1 COVER SHEET 1 OF 1 PROJECT LEADER: JIM HSU DOCUMENT NO: 204 DATE :2007/04/14 MB ASSY'S P/N : 31Z01MB00XX"

Transcription

1 MOEL: Z0 Motheroard REV: HNGE LIST: FIRST RELESE PGE0.. R,, MOIFY to EP P/N:SF PGE0.. STUFF HOLE P/N:FZ00000,. STUFF HOLE,, P/N:FE000,. STUFF HOLE P/N:FZ00000 PGE0.. STUFF HOLE, P/N:FZ00000,. STUFF HOLE P/N:FZ00000,. STUFF HOLE P/N:FZ00000 PGE0.. U MOIFY to GM P/N:J0QN0T0,. R, MOIFY to EP P/N:S00F PGE0.. R MOIFY to EP P/N:S00J PGE0.. L, MOIFY to EP P/N:V000KN00 PGE.. R MOIFY to EP P/N:SF0,. U MOIFY to IH P/N:J0QM0T0 PGE.. R,R,R MOIFY to EP P/N:S0000J0,. L MOIFY to P/N:V-00MZ0 PGE.. N0 MOIFY to RT P/N:FSFR PGE.. R MOIFY to EP P/N:S0000J0,. R0 MOIFY to EP P/N:S00J,.N MOIFY to ST P/N:FHSFR00 PGE.. N MOIFY to RJ/ P/N:FTJFR0 PGE.. R, MOIFY to 00 P/N:S00F,. R0 MOIFY to EP P/N:S00J PGE0.. PR00 MOIFY to EP P/N:S00F PGE.. PR MOIFY to EP P/N:S0F,. PR, MOIFY to % P/N:S00F,. PR MOIFY to EP P/N:S0000J0 PGE.. PR MOIFY to EP P/N:S00F,. PR MOIFY to % P/N:S00F PGE.. PR0 MOIFY to 0 ohm P/N:S0000J,. UN-STUFF PR0,P PGE.. PR MOIFY to EP P/N:S00J. PJ MOIFY to TTERY P/N:FH0MR00 PGE.. PR0 MOIFY to EP P/N:S00F PGE0.. onnect VIO_LK to.v. un-stuff R;R;R0. stuff,,,,, for EMI issue PGE0.. onnect IH_PWROK SIGNL TO N LPWROK.un-stuff R;R;R;R;R;R. R0,R only stuff for UM PGE0.. MOIFY u to 0u PGE0.. R MOIFY to 00. Stuff L0;R; for EV@ (MXM) PGE0.. dd PU for SM_M ; SM_M PGE0.. un-stuff R,,,,,0,,, PGE.. Q MOIFY to P/N:L0SZ0.R connect to VRT.R;R;R;R un-stuff.r connect to V_S.IH_PWROK to S LPWROK PGE.. stuff 00,0,00, pf P/N:H00J0. 0,0 0pF change to pf P/N:H00J0,. stuff R,R, for ontr-link PGE.. VH & VSUSH change to V PGE.. RT IN PU,. L,L,L0 P/N change to 0.UH for MXM,.,,,,, P/N change to pf for MXM PGE.. N MOIFY ONN. to PIN P/N:FH0MR PGE.. MOIFY SWITH OR PIN EFINE. Modify FN circuit,. MR P/N change to L PGE.., pf change to pf P/N:H00J0. stuff 0,0,, 0.uF P/N:H00Z PGE.. R REER OLY TO N, EL N0. change to pf P/N:H00J0. stuff R0. un-stff R,,U PGE.. HNGE M & OE to V.elete. stuff R,R,, PGE.. SWP NSWON# & IN.,.pF change to pf P/N:H00J0 PGE0.. Modify PQ P/N PGE.. Modify apacitor P/N to meet ME height limit PGE.. stuff PR,P. Remove JP Pad PGE.. stuff PR,P,P. Remove JP Pad. un-stuff.v PGE.. un-stuff PR0,PQ,PR,PQ,PR,PR,PR,P,P,P,P,P,PU PGE0.. hange R to.k for meet Intel esign checklist PGE0.. hange XP PU/P resistors value to meet Intel esign checklist PGE0.. Un-stuff, PGE0.. dd LVS_VREF strap PGE0.. dd SVO I strap PGE0.. Remove N resistors to PGE0.. Remove IOE for. Remove V_PLL& for external VG PGE0.. dd RT & LVS I Strap PGE.. Un-stuff ontrol Link Vref PGE.. Remove reserve IH H.V power rail PGE.. Modify L_V enable power rail. dd LVS INV I Strap PGE.. dd EMI solution for debug port PI clock PGE.. hange Q,Q to MOSFET PGE.. dd PIN & PGE.. hange N pin to V_S for Modem can't wake up from S PGE.. dd GPIO, PGE0~.. dd EMI solution. Update Power component P/N PGE0.. dd.v &.V capacitors for nvii MXM card PGE.. hange 0,0 to pf for RT PGE.. dd 0 & 0 to meet M00 specification PGE.. Reserve VPU & dd Q0,R0 for IR PGE.. dd for PL hall I. Stuff R0 for G PGE.. N un-stuff,., reserve for ES PGE.. Modify P value PGE.. Modify PR,P value for sequence PGE.. dd PQ for nvii MXM.V PGE.. Modify PF P/N PGE.. dd PU for nvii MXM.V PGE0.. Remove R & dd R,Q,Q for Nvidia IN function PGE.. dd ~,0 for ES solution PGE.. R,R,R from 0 change to 0 ohm for LE light issue. dd,, for ES. Stuff Q PGE.. dd, for EMI solution., change to 00pF/0V for EMI PGE.. Un-Stuff L, Stuff U,R0,R for internal Mic. issue PGE.. Modify, package to 00 for ES PGE.. dd PR0,PR for.v voltage PGE.. Stuff PR,PR0,PQ,PQ for nvii MXM.V &.V ischarge MOEL : Z0 M PGE 0 0 FROM TO Quanta omputer Inc. PROJET : ZO M SSY'S P/N : Z0M00XX PPROVE Y: JIM HSU RWING Y:JKY HENG PROJET LEER: JIM HSU OUMENT NO: 0 REV TE :00/0/ OVER SHEET OF

2 Y.MHZ Z0 SYSTEM LOK IGRM lock Generator SLGSPT U Merom PU Pin ufpg PU Thermal Sensor U U FS /00 Mhz TV-OUT TFT L Panel." WXG MXM Type II N0 ST H. PI-Express X Lan TV-OUT LVS VG Intel N restline GM/PM Pin FG U ual hannel R / Mhz RII SOIMM0 SOIMM N - H. N - H. RT luetooth N US Port x N, MP G U Speaker US US, US Port x N N N US0, US MP G U SPIF ST H N PT O N Realtek udio odec L U udio conn N MI In Internal MI N Line in M N ST0 PT US.0 zalia Y.K U RT N X MI interface Intel S IHM N0HM Pin G LP Winbond K PL IOS U IR U Touch Pad N K/ N PI-e X Y.KHZ PI us interface ardreader ontroller Ricoh R/R Pin TQFP IEEE N Miniard N ard reader MM S MS MS UO N,,0 PIE New ard N Y MHz U PIE roadom GIG LN MM Pin QFN PIE Transformer U0 POWER I U RJ N RJ N FN N PROJET : ZO Quanta omputer Inc. Size ocument Number Rev lock iagram ate: Thursday, May, 00 Sheet of

3 lock Generator L V K0HS0 V_K_V REV: MOIFY VIO_LK.V.u/.V_ LKREQ_# : SR0 / SR LKREQ_# : LLK / SR LKREQ_# : SR0 / SR LKREQ_# : LLK / SR LKREQ_E# : SR LKREQ_F# : SR LKREQ_G# : SR LKREQ_H# : SR0.u/.V_ Each Power pin have one 0.u apacitor.u/v_ REV: MOIFY.u/.V_.u/V_.u/V_.u/V_.u/V_.u/V_ STLKREQ# PLK_LP_ PLK_PM PLK_ PLK_IH LKUS_ M_IH V_K_V.u/V_.u/V_ 0.u/V_.u/V_ 0.u/V_.u/V_ R _ PLK R REV: MOIFY SEL_LLK# R _ PLK_IH_R U V_ V_PI V_PLL V_SR V_REF V_PU V IO 0 V_PLL_IO V_SR_IO_ V_SR_IO_ V_SR_IO_ V_PU_IO R /F_ STLKREQ#_R PI0/R#_ R _ PLK_LP R PI/R#_ R _ PLK_PM_R PI/TME R0 R G_XIN G_XOUT FS MH_SEL FS 0 0 PI PI/SEL_LLK# PIF/ITP_EN XTL_IN XTL_OUT US_/FS SLGSP SLGSPT: LSPK0 LOK_GEN N SL S PI_STOP# PU_STOP# PU0 PU0# PU_MH PU_MH# 0 SR/ITP SR#/ITP# SR0 SR0# SR/R#_F SR#/R#_E SR SR# 0 SR SR# FS/TEST/MOE SR/R#_ SR#/R#_ REF0/FS/TESTSEL SR VSS_PI SR# VSS_ VSS_IO LLK/M VSS_PLL LLK#/MSS VSS_PU VSS_SR SR0/OT VSS_SR SR0#/OT# VSS_SR VSS_REF KPWRG/PWRWN# SMK SMT LK_PU_LK_R LK_PU_LK#_R LK_MH_LK_R LK_MH_LK#_R LK_PIE_GPLL_R LK_PIE_GPLL#_R LK_MH_REQ# SR/R#_H NEW_LKREQ#_R SR#/R#_G 0 LK_PIE_NEW R SR LK_PIE_NEW_#_R SR# LK_PIE_MXM_R LK_PIE_MXM#_R LK_PIE_IH_R LK_PIE_IH#_R LK_PIE_MINI_R LK_PIE_MINI#_R LK_PIE_LN_R LK_PIE_LN#_R LK_PIE_ST_R LK_PIE_ST#_R REFSSLK_R REFSSLK#_R REFLK_R REFLK#_R K_PWRG RN 0_PR RN 0_PR RN 0_PR R /F_ R /F_ RN 0_PR RN EV^0_PR RN 0_PR RN 0_PR RN 0_PR RN0 0_PR RN IV^0_PR RN IV^0_PR PM_STPPI# PM_STPPU# LK_PU_LK LK_PU_LK# LK_MH_LK LK_MH_LK# LK_PIE_GPLL LK_PIE_GPLL# LK_MH_OE# NEW_LKREQ# LK_PIE_NEW_ LK_PIE_NEW_# LK_PIE_MXM 0 LK_PIE_MXM# 0 LK_PIE_IH LK_PIE_IH# LK_PIE_MINI LK_PIE_MINI# LK_PIE_LN LK_PIE_LN# LK_PIE_ST LK_PIE_ST# REFSSLK REFSSLK# REFLK REFLK# V R R *0K_ 0K_ SEL_LLK# K0 0 : Pin, as SR output : pin, as PI_STOP & PU_STOP SILEGO 0 : Pin, &, for Internal VG : M & M_SS & SR0 for external VG lock Gen I R for EMI PLK_LP_ PLK_PM p_ 0p_ V R R *0K_ 0K_ PLK_IH_R K0 0 : Pin, as SR output : Pin, as PU output SILEGO 0 : Pin, as SR output : Pin, as PU output V.K_,, PT_SM SMT SMT Q N00 PLK_ LKUS_ REV: MOIFY *0p_ 0p_ p_ 0 p_ Y.MHz G_XIN G_XOUT PU for IS LK GEN V V V 0 : PU & SR overclock allow : PU & SR overclock not allow R R R V 0K_ 0K_ 0K_ R R NEW_LKREQ#_R LK_MH_REQ# STLKREQ#_R 0K_ *0K_ PLK_PM_R REV: MOIFY,, PLK_SM V Q R.K_ N00 SMK SMK PLK_IH M_IH 0p_.p_ PU lock select REV: MOIFY REV: MOIFY.0V R *K_.K_ REV: MOIFY REV: MOIFY R R 0_ MH_SEL FS R 0_ MH_SEL PU_SEL PU_SEL PU_SEL0 MH_SEL R0 *K_ MH_SEL REV: MOIFY.0V R *K_ R *K_ MH_SEL0 R0 0_ REV: MOIFY.0V R0 *K_ MH_SEL0 R0 *K_ R0.K_ FS SEL Frequency Select Table FS FS FS Frequency Mhz Mhz 00Mhz Mhz Mhz 00Mhz 00Mhz PROJET : ZO Quanta omputer Inc. Size ocument Number Rev LOK GENERTOR K0 W/REGULTOR ate: Thursday, May, 00 Sheet of

4 SMUS ddress : MXIM : L0000 GMT G : L0000 HOLE,HOLE use FZ0000 UM MOE: MXM MOE: HOLE,HOLE use FZ00000 REV: MOIFY REV: MOIFY REV: MOIFY for EMI reserved PU( of )/Thermal Thursday, May, 00 Size ocument Number Rev ate: Sheet of H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_INV#0 H_INV# H_INV# H_INV# H_STP# H_STP# H_STP#0 H_STP# H_STN# H_STN# H_STN#0 H_STN# H_RS#0 H_RS# H_RS# H_REQ# H_REQ# H_REQ#0 H_REQ# H_REQ# H_IERR# XP_TK XP_TI XP_TO XP_TMS XP_TRST# R# PREQ# XP_TO PREQ# XP_TI XP_TMS H_IERR# H_THERM H_THERM H_PROHOT_R# THERMTRIP#_PWR OMP OMP OMP0 OMP PU_TEST PU_TEST PU_TEST H_GTLREF XP_TRST# XP_TK H_GTLREF KSMT KSMLK V_THM MX_OV# H_THERM H_THERM H_PROHOT_R# R# THERMTRIP#_PWR RR_THERMTRIP# KSMLK KSMT N_MLK N_MT THERM_LERT# THERM_LERT#_R THERM_LERT#_R.0V.0V V V.0V.0V.0V V V O V.V R _ HOLE *TTERY_HOLE Q N00 *.u/v_ HOLE *H-P-.u/V_ RESS T ONTROL HLK U PU_SOKET N P P L P P R Y U R W U Y U R T T W W Y J U V L L K M N J H M V E G F E H F G E 0 H K H K J L F F G G W E F E G F G E E K G J J H F K H J H H N K P R L M L M P P P T R L T N L M N Y V V V T U U Y W Y W W Y U E 0 E F E F E F 0 [0]# []# []# []# []# []# []# []# []# []# [0]# []# []# []# []# []# []# []# []# []# []# [0]# []# []# []# []# []# []# []# S# ST[0]# ST[]# LK[0] LK[] NR# PRI# R0# SY# EFER# RY# HIT# HITM# IERR# INIT# LOK# REQ[0]# REQ[]# REQ[]# REQ[]# REQ[]# RESET# RS[0]# RS[]# RS[]# TRY# []# []# []# []# [0]# []# []# []# []# []# []# []# []# []# [0]# []# []# []# []# []# STN[0]# STP[0]# INV[0]# []# []# []# []# [0]# []# []# []# []# []# []# []# []# []# [0]# []# STN[]# STP[]# INV[]# []# []# []# []# []# []# []# []# [0]# []# []# []# []# []# []# []# STN[]# STP[]# INV[]# []# []# [0]# []# []# []# []# []# []# []# []# []# [0]# []# []# []# STN[]# STP[]# INV[]# HOLE MXM_HOLE HOLE0 *H-P- R K/F_ HOLE M_HOLE HOLE *H-P- HOLE PU_HOLE Quanta omputer Inc. PROJET : ZO R 0K_.u/V_ 0 R 0K_ R0 _ R0 *K_ HOLE MXM_HOLE R./F_ HOLE N_HOLE HOLE *H-P- *.u/v_ HOLE MXM_HOLE P *EMIP R0 _ HOLE MXM_HOLE R./F_ HOLE TOP_HOLE.u/V_ R 0/F_ U G V XP XN OVT LERT ST SLK R *0_ P *EMIP HOLE MXM_HOLE HOLE *H-P- Q MMT0 00p_ R *K_ P *EMIP *.u/v_ R 0K_ R 0_ R./F_ HOLE *H-P- *.u/v_ HOLE0 *TP_HOLE R K/F_ Q N00 HOLE *H-P- P *EMIP HOLE *H-T0P R 0K_ HOLE _HOLE R *./F_ R./F_ HOLE *H-P- HOLE0 *H-P- R *./F_ HOLE PU_HOLE P *EMIP RESERVE MIS IH XP / ITP THERML U PU_SOKET R U Y F E E F M N T V F 0 OMP[0] OMP[] OMP[] OMP[] TEST PRSTP# PSLP# PWR# GTLREF PSI# PWRGOO SLP# TEST SEL[0] SEL[] SEL[] TEST TEST TEST TEST RSV[0] RSV[0] RSV[0] RSV[0] RSV[0] RSV[0] RSV[0] RSV[0] RSV[0] RSV[0] 0M# FERR# IGNNE# STPLK# LINT0 LINT SMI# TRST# TMS TO TI TK PREQ# PRY# PM[]# PM[]# PM[]# PM[0]# THERMTRIP# THERM THERM PROHOT# R# R./F_ HOLE _HOLE *.u/v_ HOLE *M_HOLE R./F_ HOLE *H-P- HOLE PU_HOLE R./F_ *.u/v_ HOLE *M_HOLE HOLE M_HOLE HOLE MXM_HOLE.u/V_ R /F_ Q N00 HOLE *H-P- R./F_ HOLE *H-P- R0 K_ HOLE *H-P- R0 *0_ H_#[:] H_REQ#[:0] H_ST# H_ST0# H_#[:0] H_INV#[:0] H_STN#[:0] H_STP#[:0] H_RS#[:0] LK_PU_LK# LK_PU_LK H_S# H_NR# H_RY# H_SY# H_REQ#0 H_PRI# H_EFER# H_LOK# H_HIT# H_HITM# H_INIT# H_PURST# H_TRY# H_0M# H_IGNNE# H_STPLK# H_INTR H_NMI H_SMI# H_FERR# PSI# IH_PRSTP#,, H_PSLP# H_PWR# H_PUSLP# H_PWRG PU_SEL PU_SEL PU_SEL0 MX_OV# H_PROHOT# IMVP_PWRG,,, SYS_SHN# 0 N_MT N_MLK THERM_LERT#

5 PU(Power) EMI REV: Modify PU( of )Power Thursday, May, 00 Size ocument Number Rev ate: Sheet of V_ORE V_ORE.0V.V V_ORE 0u/.V_ 0 0u/.V_.u/V_ 0.u/V_ R0 00/F_ 0u/.V_ 0u/.V_ Quanta omputer Inc. PROJET : ZO 0u/.V_ 0u/.V_ 0u/.V_ 0u/.V_ 0u/.V_ 0 0u/.V_ 0u/.V_ 0u/.V_ 0u/.V_ U PU_SOKET E E E0 E E E E E E0 F F F0 F F F F F F E E0 E E E E E E0 F F0 F F F F F F0 J K M J K M N N R R T T V W F F E F E F E E G V V[00] V[00] V[00] V[00] V[00] V[00] V[00] V[00] V[00] V[00] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[00] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[00] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[00] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[00] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[00] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[00] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[00] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[00] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[00] V[0] VP[0] VP[0] VP[0] VP[0] VP[0] VP[0] VP[0] VP[0] VP[] VP[] VP[] VP[] VP[] VP[] VSENSE VI[0] VI[] VI[] VI[] VI[] VI[] VI[] VSSSENSE V[0] VP[0] VP[0] 0u/.V_ 0u/.V_ 0.u/V_ 0 0u/.V_ 0u/.V_ 0u/.V_ 0 0u/.V_ 0.0u/V_ U PU_SOKET P E F E E E E E E E E E F F F F F F F F F G G G G H H H H J J J J K K K K L L L L M M M M N N N N P F F F F F F F E E E P P R R R R T T T T U U U U V V V V W W W W Y Y Y E E Y E E E F VSS[0] VSS[] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[00] VSS[] VSS[0] VSS[] VSS[] R 00/F_ 0u/.V_ *.u/v_ 0u/.V_ *0u/.V_ 0u/.V_ 0u/.V_.u/V_ 0u/.V_ 0u/.V_.u/V_ 0u/.V_.u/V_ 0u/.V_ 0u/.V_ 0 0u/.V_ 0u/.V_ 0u/.V_ 0u/.V_ 0u/.V_ 0u/.V_ 0u/.V_ H_VI0 H_VI H_VI H_VI H_VI H_VI H_VI VSENSE VSSSENSE

6 H_#[:0] H_PURST# H_PUSLP# H_VREF H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_SWING H_ROMP H_SOMP H_SOMP# E G G M H H G F N H M0 N N H P K M W0 Y V M J N N W W N Y Y P W N E Y E G J H J E E H J H J E J J E J H H U H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_SWING H_ROMP W H_SOMP W H_SOMP# H_PURST# E H_PUSLP# RESTLINE GM QN : J0QN0T0 PM QN : J0QN0T0 H_VREF H_VREF HOST H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ J M F L G K L J K P R H0 L M N J E E N H_S# G H_ST#_0 H H_ST#_ G0 H_NR# H_PRI# E H_REQ# F H_EFER# H_SY# HPLL_LK HPLL_LK# H_PWR# H_RY# H_HIT# H_HITM# H_LOK# H_TRY# H_INV#_0 H_INV#_ H_INV#_ H_INV#_ H_STN#_0 H_STN#_ H_STN#_ H_STN#_ H_STP#_0 H_STP#_ H_STP#_ H_STP#_ 0 M M H K E G0 K L E M K H L K J0 H_REQ#_0 M H_REQ#_ E H_REQ#_ H_REQ#_ H H_REQ#_ H_RS#_0 H_RS#_ H_RS#_ E H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_INV#0 H_INV# H_INV# H_INV# H_STN#0 H_STN# H_STN# H_STN# H_STP#0 H_STP# H_STP# H_STP# H_REQ#0 H_REQ# H_REQ# H_REQ# H_REQ# H_RS#0 H_RS# H_RS# H_#[:] H_S# H_ST0# H_ST# H_NR# H_PRI# H_REQ#0 H_EFER# H_SY# LK_MH_LK LK_MH_LK# H_PWR# H_RY# H_HIT# H_HITM# H_LOK# H_TRY# H_INV#[:0] H_STN#[:0] H_STP#[:0] H_REQ#[:0] H_RS#[:0] INT_LVS_KLT_PWM 0 INT_LVS_LON L_INVLK L_INVT 0 INT_LVS_EILK 0 INT_LVS_EIT 0 INT_LVS_IGON 0 INT_TXLOUT0-0 INT_TXLOUT- 0 INT_TXLOUT- 0 INT_TXLLKOUT- 0 INT_TXLLKOUT 0 INT_TXLOUT0 0 INT_TXLOUT 0 INT_TXLOUT 0 INT_TV_OMP 0 INT_TV_Y/G 0 INT_TV_/R V R R 0 INT_RT_LU 0 INT_RT_GRN 0 INT_RT_RE 0 INT_RT_LK 0 INT_RT_T 0 INT_HSYN 0 INT_VSYN T R0 EV^0_ R EV^0_ REV: MOIFY LVS_IG INT_RT_LU INT_RT_GRN REV: MOIFY L_INVLK L_INVT LVS_VREF INT_TV_OMP INT_TV_Y/G INT_TV_/R IV^.K_TV_ONSEL_0 IV^.K_TV_ONSEL_ INT_RT_RE RTIREF U J0 L_KLT_TRL H L_KLT_EN E L_TRL_LK E0 L_TRL_T L LK L T K0 L_V_EN L LVS_IG L LVS_VG N LVS_VREFH N0 LVS_VREFL LVS_LK# LVS_LK E G E F G E G K F J L M P LVS_LK# LVS_LK LVS_T#_0 LVS_T#_ LVS_T#_ G0 LVS_T_0 E0 LVS_T_ F LVS_T_ LVS_T#_0 LVS_T#_ LVS_T#_ E LVS_T_0 LVS_T_ LVS_T_ TV_ TV_ TV_ TV_RTN TV_RTN TV_RTN TV_ONSEL_0 TV_ONSEL_ H RT_LUE G RT_LUE# K RT_GREEN J RT_GREEN# F RT_RE E RT_RE# K RT LK G RT T F RT_HSYN RT_TVO_IREF E RT_VSYN RESTLINE LVS PI-EXPRESS GRPHIS TV VG PEG_OMPI PEG_OMPO PEG_RX#_0 PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_0 PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX#_ PEG_RX_0 PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_0 PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ PEG_RX_ W: 0 mil N EXP OMPX M J L N T T0 U0 Y Y0 W 0 G H G G J0 L0 M U T T W W 0 Y H G H G PEG_RXN0 PEG_RXN PEG_RXN PEG_RXN PEG_RXN PEG_RXN PEG_RXN PEG_RXN PEG_RXN PEG_RXN PEG_RXN0 PEG_RXN PEG_RXN PEG_RXN PEG_RXN PEG_RXN PEG_RXP0 PEG_RXP PEG_RXP PEG_RXP PEG_RXP PEG_RXP PEG_RXP PEG_RXP PEG_RXP PEG_RXP PEG_RXP0 PEG_RXP PEG_RXP PEG_RXP PEG_RXP PEG_RXP _PEG_TXN0 PEG_TX#_0 N _PEG_TXN PEG_TX#_ U _PEG_TXN PEG_TX#_ U _PEG_TXN PEG_TX#_ N _PEG_TXN PEG_TX#_ R0 _PEG_TXN PEG_TX#_ T _PEG_TXN PEG_TX#_ Y W _PEG_TXN PEG_TX#_ W _PEG_TXN PEG_TX# PEG_TXN PEG_TX# PEG_TXN0 PEG_TX#_0 _PEG_TXN PEG_TX# PEG_TXN PEG_TX#_ H _PEG_TXN PEG_TX#_ E _PEG_TXN PEG_TX#_ H _PEG_TXN PEG_TX#_ PEG_TX_0 PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_0 PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ PEG_TX_ M T T N0 R U W Y Y 0 G E0 H _PEG_TXP0 _PEG_TXP _PEG_TXP _PEG_TXP _PEG_TXP _PEG_TXP _PEG_TXP _PEG_TXP _PEG_TXP _PEG_TXP _PEG_TXP0 _PEG_TXP _PEG_TXP _PEG_TXP _PEG_TXP _PEG_TXP R VP_PEG./F_ PEG_RXN[:0] 0 PEG_RXP[:0] 0 EV^.u/0V_ PEG_TXN0 EV^.u/0V_ PEG_TXN EV^.u/0V_ PEG_TXN EV^.u/0V_ PEG_TXN EV^.u/0V_ PEG_TXN EV^.u/0V_ PEG_TXN EV^.u/0V_ PEG_TXN EV^.u/0V_ PEG_TXN EV^.u/0V_ PEG_TXN EV^.u/0V_ PEG_TXN EV^.u/0V_ PEG_TXN0 EV^.u/0V_ PEG_TXN EV^.u/0V_ PEG_TXN EV^.u/0V_ PEG_TXN EV^.u/0V_ PEG_TXN EV^.u/0V_ PEG_TXN EV^.u/0V_ PEG_TXP0 EV^.u/0V_ PEG_TXP EV^.u/0V_ PEG_TXP EV^.u/0V_ PEG_TXP EV^.u/0V_ PEG_TXP EV^.u/0V_ PEG_TXP EV^.u/0V_ PEG_TXP EV^.u/0V_ PEG_TXP EV^.u/0V_ PEG_TXP EV^.u/0V_ PEG_TXP EV^.u/0V_ PEG_TXP0 EV^.u/0V_ PEG_TXP EV^.u/0V_ PEG_TXP EV^.u/0V_ PEG_TXP EV^.u/0V_ PEG_TXP EV^.u/0V_ PEG_TXP PEG_TXN[:0] 0 PEG_TXP[:0] 0.0V R /F_ R0 H_ROMP W: 0 mil / S: 0 mil H_SWING W: 0 mil / S: 0 mil H_SOMP H_SOMP# R REV: MOIFY HVREF Width : 0mil Length < 00mil H_VREF <check list> For EV@ onnect to RT R/G/ TV // HSYN/VSYN 00/F_.u/V_.0V R0 EV^0_ R0 EV^0_ R./F_ R K/F_ R K/F_ R.u/V_./F_./F_.0V 0OHM (P) FOR EV (TV) R 0_ R 0_ R 0_ 0OHM (P) FOR EV (RG) R 0_ R 0_ R0 0_ <check list> For IV@ onnect to 0ohm: RT R/G/ TV // onnect to 0ohm: HSYN/VSYN INT_HSYN INT_VSYN INT_TV_OMP INT_TV_Y/G INT_TV_/R INT_RT_LU INT_RT_GRN INT_RT_RE <check list & R> For alero :.K For resstline:.k R R IV^.K_ IV^0_ IV&EV is/enable setting <check list & R> For alero : For resstline:.k/f For external VG:0 R 0_ REV: MOIFY LVS_IG LVS_VREF <FE> Flexible and safe RTIREF PROJET : ZO Quanta omputer Inc. Size ocument Number Rev GMH HOST & GRPHIS ate: Thursday, May, 00 Sheet of

7 ll strap are sampled with respect to the leading edge of the GMH PWROK Signal FG[:] Have internal Pull-up FG[:] Have internal Pull-down ny FG signal strapping option not list below should be left N Pin FG[:0] FG[:] FG FG FG FG FG FG[:0] FG[:] FG[:] FG FG[:] FG SVO_TRLT FG FG0 V R R R R R R R FS Frequency Select MI X Select PU Strap Low power PI Express PI Express Graphics Lane Reversal XOR/LLZ FS ynamic OT V select SVO Present MI Lane Reversal SVO/PIe concurrent *.0K/F_ *.0K/F_ *.0K/F_ *.0K/F_ *.0K/F_ *.0K/F_ *.0K/F_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_ MH_FG_0 00 = FS MHz 00 FS 00 MHz 0 = FS MHz 0 = MI X = MI X(efault) 0 = = Mobile PU(efault) 0 = Normal mode = Low Power mode 0 = Reverse Lanes = Normal operation(efault) 00 = 0 = XOR Mode Enable 0 = ll-z Mode Enabled = Normal operation(efault) 0 = ynamic OT disable = ynamic OT Enable(efault) 0 =.0V (efault) =.V 0 = No SVO ard present(efault) = SVO ard Present 0 = Normal operation(efault) = Reverse Lanes 0 = Only SVO or PIE x is operation(efault) = SVO and PIE x are operating simultaneously via the PEG port PM_MUSY#,, IH_PRSTP# EXTTS#0 EXTTS#,,, IMVP_PWRG PLTRST#_N T, PM_PRSLPVR SM_M SM_M MH_SEL0 MH_SEL MH_SEL T T T T T T0 T T T T T T T MH_RSV MH_RSV P P R N R R M N J R M L M 0 H0 J0 K F H0 K J F G J E H W0 K0 U MH_SEL0 P MH_SEL FG_0 N MH_SEL FG_ N MH_FG_ FG_ MH_FG_ FG_ MH_FG_ FG_ F MH_FG_ FG_ N MH_FG_ FG_ G MH_FG_ FG_ J0 MH_FG_ FG_ 0 MH_FG_0 FG_ R MH_FG_ FG_0 L MH_FG_ FG_ J MH_FG_ FG_ E MH_FG_ FG_ E0 MH_FG_ FG_ K MH_FG_ FG_ M0 MH_FG_ FG_ M MH_FG_ FG_ L MH_FG_ FG_ N MH_FG_0 FG_ L FG_0 R 0_ PM_MUSY#_R G R 0_ IH_PRSTP#_R L L R 0_ PM_EXTTS#_R J W R 00_ RST_IN#_MH V0 THRMTRIP#_MH N0 G RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV0 RSV RSV RSV RSV RSV0 RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV0 RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV0 RSV RSV RSV RSV RSV RESTLINE GM QN : J0QN0T0 PM QN : J0QN0T0 PM_M_USY# PM_PRSTP# PM_EXT_TS#_0 PM_EXT_TS#_ PWROK RSTIN# THERMTRIP# PRSLPVR J N_ K N_ K0 N_ L0 N_ L N_ L N_ L N_ K N_ J N_ E N_0 N_ N_ 0 N_ 0 N_ N_ K N_ RSV R MUXING LK MI FG GRPHIS VI PM ME N MIS SM_K_0 SM_K_ V SM_K_ SM_K_ V SM_K#_0 SM_K#_ W0 SM_K#_ W SM_K#_ W SM_KE_0 SM_KE_ SM_KE_ SM_KE_ SM_S#_0 SM_S#_ SM_S#_ SM_S#_ SM_OT_0 SM_OT_ SM_OT_ SM_OT_ SM_ROMP SM_ROMP# SM_ROMP_VOH SM_ROMP_VOL SM_VREF_0 SM_VREF_ PLL_REF_LK PLL_REF_LK# PLL_REF_SSLK PLL_REF_SSLK# PEG_LK PEG_LK# MI_RXN_0 MI_RXN_ MI_RXN_ MI_RXN_ MI_RXP_0 MI_RXP_ MI_RXP_ MI_RXP_ MI_TXN_0 MI_TXN_ MI_TXN_ MI_TXN_ MI_TXP_0 MI_TXP_ MI_TXP_ MI_TXP_ GFX_VI_0 GFX_VI_ GFX_VI_ GFX_VI_ GFX_VR_EN E Y G G0 K G E H J J E L K K L R W H H K K N J N N M J N N J J M0 M J J M M E E H K G G0 M_ROMP M_ROMP# SM_ROMP_VOH SM_ROMP_VOL SMR_VREF_MH REFLK REFLK# REFSSLK REFSSLK# MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP FGT_VI_0 FGT_VI_ FGT_VI_ FGT_VI_ FGT_VR_EN L_LK M L_T K0 L_PWROK T L_RST# N M0.V_L_VREF L_VREF SVO_TRL_LK SVO_TRL_T LK_REQ# IH_SYN# TEST_ TEST_ R R R *0K_ *0K_ SVO_TRLLK SVO_TRLT LK_MH_OE# LK_SRM0 LK_SRM LK_SRM LK_SRM LK_SRM0# LK_SRM# LK_SRM# LK_SRM# SM_KE0 SM_KE SM_KE SM_KE SM_S0# SM_S# SM_S# SM_S# SM_OT0 SM_OT SM_OT SM_OT GMH_TEST R 0.VSUS R0 0_.VSUS REFLK REFLK# REFSSLK REFSSLK# LK_PIE_GPLL LK_PIE_GPLL# MI_TXN[:0] MI_TXP[:0] MI_RXN[:0] MI_RXP[:0] L_LK0 L_T0 IH_PWOK L_RST#0 REV: MOIFY REV: MOIFY R EV^0_ R EV^0_ LK_MH_OE# MH_IH_SYN# 0K_ Width : 0mil Length < 00mil.VSUS REFSSLK# REFSSLK REFLK# REFLK M_ROMP# R M_ROMP <design guide> If no use REFLK P and REFLK# PU V.0V R R K/F_ R R REV: MOIFY.V_L_VREF <check list & R> R Value select For alero : 0.ohm For resstline:0ohm ut check list use 0.ohm R0 0K_ 0K_ SM_ROMP_VOH REV: MOIFY EXTTS#0 EXTTS# 0/F_ IV^0K_ FGT_VR_EN R R R R R R.0K/F_ R0 K/F_ RN EV^0_PR RN EV^0_PR IV^K_ IV^K_ IV^K_ IV^K_ 0/F_.0u/V_ FGT_VI_ FGT_VI_0 FGT_VI_ FGT_VI_.VSUS.u/.V_ SM_ROMP_VOL.0u/V_.u/.V_.u/V_.V IV^00K_ R K/F_ R /F_ PROJET : ZO Quanta omputer Inc. Size ocument Number Rev GMH MI & STRP ate: Thursday, May, 00 Sheet of

8 GM QN : J0QN0T0 PM QN : J0QN0T0 REV: MOIFY REV: MOIFY REV: MOIFY REV: MOIFY GMH R & Thursday, May, 00 Size ocument Number Rev ate: Sheet of SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M0 SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_QS SM_QS SM_QS0 SM_QS SM_QS SM_QS SM_QS SM_QS SM_QS0# SM_QS# SM_QS# SM_QS# SM_QS# SM_QS# SM_QS# SM_QS# SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_QS# SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_QS# SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_QS SM_M SM_QS0# SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_QS SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_QS# SM_M SM_M SM_M SM_M SM_QS SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_QS# SM_QS SM_QS# SM_M SM_M SM_QS SM_M SM_M0 SM_M SM_M0 SM_QS# SM_QS0 SM_M SM_M0 SM_M SM_M0 SM_QS# SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_QS SM_M SM_QS SM_M.0V.0V.0V 0u/.V_ R SYSTEM MEMORY UE RESTLINE P R E0 Y F0 F J0 J J L W0 K K K K J L J J K J0 W L K K E K E G N J0 L K L K K0 J J F H N0 G K E J R T V0 Y Y U T V 0 0 Y G G E R0 K L H J F W T0 0 K K J L E V U0 0 L K K K F V G G E G G W F E Y V Y S_Q_0 S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_S_0 S_S_ S_S_ S_S# S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_QS_0 S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS#_0 S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_M_0 S_M_ S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_RS# S_RVEN# S_WE# Quanta omputer Inc. PROJET : ZO.u/V_.u/0V_ 0 0u/.V_.u/V_ VSS UJ RESTLINE 0 E0 E E E E E F F F F0 F0 G G G G G G G G G G G G H H H H J J J J J J J J K K K L L L0 L L L L L M M M M M M0 M N N N N N N N N N N P P P P P0 R T T T U U U0 W W W W W W Y Y Y V V Y Y Y Y0 Y P T T T R F F T V H0 VSS_ VSS_00 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_00 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_ VSS_ VSS_.u/0V_.u/0V_.u/V_ VSS UI RESTLINE E0 E E F0 F F F G G G G G0 H H0 H H H J J J J J J J J J K0 K K K K K L M M M M M M N N N N N N P P P0 R R R R R R T0 T T T W W W W W W Y0 Y Y Y Y Y Y Y E E E E0 E E E F F F G G G G G G G G H H0 H H H J J J J J J K K K K U U U U U U U V V W W K K K L L K0 K L L L L VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_00 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_ VSS_0 VSS_ VSS_ VSS_.u/0V_ 0.u/V_ 0u/.V_ POWER V NTF VSS NTF VSS S V XM V XM NTF UF RESTLINE K P U F F H H H H J K K K L L P R R T0 T T U U U U U V V V T T U U V V F K M P R R R Y K K J J L L L M M M M P P R Y Y Y Y L L J F J K L L L M M M M P P P R R T T V V_NTF_ V_NTF_0 V_NTF_ V_NTF_ V_NTF_ V_NTF_0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_0 V_NTF_ V_NTF_ V_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_0 V_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_ VSS_NTF_0 VSS_NTF_ V_NTF_ V_XM_ V_XM_ V_XM_ V_XM_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_0 V_XM_NTF_ V_XM_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ VSS_S VSS_S VSS_S VSS_S VSS_S VSS_S V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ VSS_NTF_ V_NTF_ V_XM_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ VSS_NTF_ V_XM_NTF_ V_XM_NTF_ V_NTF_ VSS_NTF_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ V_XM_NTF_ V_XM_ V_XM_ V_NTF_ R SYSTEM MEMORY U RESTLINE R W G J G0 H E W E G E0 F H G0 F0 R0 W0 T W W Y Y V T V T W V U T R E0 0 Y G0 W Y R T T Y R R R N M N0 T T N M N W F K F L T W W G Y T E H P N T H P J 0 E G0 J K H L K J J L E Y0 S_Q_0 S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_0 S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_Q_ S_S_0 S_S_ S_S_ S_S# S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_QS_0 S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_M_ S_QS#_0 S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_M_0 S_M_ S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_RS# S_RVEN# S_WE# SM_M[..0] SM_0 SM_ SM_ SM_M0 SM_RS# SM_WE# SM_S# SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_QS SM_QS SM_QS SM_QS SM_QS0 SM_QS SM_QS SM_QS SM_QS# SM_QS# SM_QS# SM_QS# SM_QS0# SM_QS# SM_QS# SM_QS# SM_M[..0] SM_QS# SM_M SM_WE# SM_QS# SM_QS SM_ SM_M SM_M SM_QS# SM_QS# SM_ SM_QS# SM_QS0# SM_M SM_QS SM_QS SM_QS# SM_M SM_M0 SM_M SM_M[..0] SM_QS# SM_0 SM_QS SM_QS0 SM_S# SM_QS SM_M[..0] SM_QS SM_RS# SM_M SM_QS

9 .0V T T H K J J H H H F REV:.VSUS MOIFY U U U V 0u/.V_ W W Y 0 u/.v_ u/.v_ E E E F.u/V_ F G G G H H H J J J K K K K L U0.0V_XG R0 R0 T W W Y F F H0 H H H H J0 N UG V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ GM QN : J0QN0T0 PM QN : J0QN0T0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_0 V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_0 V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_0 V_XG_ V_XG_ V_XG_ V_XG_ RESTLINE V ORE POWER V SM V GFX V GFX NTF V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_0 V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_0 V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_0 V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_0 V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_0 V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_0 V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_0 V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_0 V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V SM LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF T T T T T T T U U U U U0 U U U V V V V0 V V V Y Y Y Y Y0 Y Y Y Y Y Y F F H H H H J J J K K L L L L0 L L M M M M0 M M P P P P P0 P P P R0 R R R R V V V Y W E W T.0V_XG R REV: MOIFY R0 IV^0_ R IV^0_ REV: MOIFY R IV^0_ 0 Stuff 0 ohm for External VG VSM_LF VSM_LF VSM_LF VSM_LF VSM_LF VSM_LF VSM_LF IV^0u/.V_ IV^u/.V_ IV^0u/.V_ IV^u/0V_ IV^.u/.V_ IV^.u/V_ 0_ IV^0_ IV^0u/.V_.0V u/0v_ u/0v_.u/.v_.u/.v_.u/.v_.u/0v_.u/0v_ all V_RT V_RT Enable.V.V VQ_RT.V V TVO.V V TVO.V isable all V TVO V_TVO VG_ VSSG_ V_SYN Enable.V.V.V.V isable.v RT/TV isable/enable guideline External VG with EV@part, Internal VG with IV@ part.v REV: MOIFY.V.V REV: MOIFY L0 0u/.V_ *u/.v_ *u/0v_ FMH0HM V.S_PEGPLL_F 0u/.V_ REV: MOIFY V V_TX_LVS 0.u/.V_ *u/0v_ R /F_ IV^000p_.u/V_ 0_ 0 Stuff 0 ohm for External VG VOUT =. ( R/R ) R R.V K 0K V_VSYN V_V_RT_ V_TV_.V_V_PLL.V_V_PLL.VM_V_HPLL.VM_V_MPLL V_V_PEG_G u/.v_.v_v_peg_pll V_TV_ V_TV_ V_TV_ V_TX_LVS.VM_V_SM_K u/.v_.u/v_ u/0v_.u/v_.v_v_rt.v_v_tv.v_v_q.vm_mh_v_hpll.v_v_peg_pll.u/v_ J 0 H L M K0 K U W V U U U T T T T T R R M L N N U J H UH VSYN V_RT V_RT V G VSS G V_PLL V_PLL V_HPLL V_MPLL V_LVS VSS_LVS V_PEG_G VSS_PEG_G V_PEG_PLL V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_0 V_SM_ V_SM_NTF_ V_SM_NTF_ V_SM_K_ V_SM_K_ V_TV V_TV V_TV V_TV V_TV V_TV V_RT V_TV V_Q V_HPLL V_PEG_PLL V_LVS_ V_LVS_ RESTLINE RT PLL K SM PEG LVS POWER TV TV/RT LVS X SM K MI nd source : G-0TU V_TV_ L00000 V U 0 OUT IN R R *IV^K/F_ *IV^0K/F_ SET SHN R *IV^MX Q *IV^0K/F_ *IV^N00 XF PEG VTT HV VTTLF VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_ V_X_NTF V_XF_ V_XF_ V_XF_ V_MI V_SM_K_ V_SM_K_ V_SM_K_ V_SM_K_ V_TX_LVS V_HV_ V_HV_ V_PEG_ V_PEG_ V_PEG_ V_PEG_ V_PEG_ V_RXR_MI_ V_RXR_MI_ VTTLF VTTLF VTTLF U U U U U U U U U U T T T0 T T T T T T R R R T U U T T T0 R J0 K K J J 0 0 W0 W V V0 H0 H F H 0 REV: MOIFY LVS isable/enable guideline External VG with EV@part,Internal VG with IV@ part Signal V_LVS V_LVS VTX_LVS 0 0u/.V_ REV: MOIFY V_SM_K V_TX_LVS V._HV 0.u/.V_.u/.V_ 0u/.V_ u/0v_.u/v_ VP_PEG VP_MI.u/.V_.u/.V_.u/.V_.u/.V_.u/.V_ u/0v_ 0u/.V_.u/V_ u/.v_.u/v_ *IV^.u/.V_ *IV^.u/V_ SUS#,.V.V.V If SVO isable LVS isable.0v EXTERNL R0 Stuff 0 ohm for External VG 0_ R0 0_ L.0V V VP_PEG /F_ u/.v_ If SVO enable LVS isable.v uh_0_00m IV^0u/.V_ PZ. V._SMK_R L.0V_S.VSUS IV^uH. L If SVO enable LVS enable.v.v.v INTERNL 0u/.V_.VSUS nh. 0u/.V_ R 0/F_ R 0_.0V V._HV VGFPLLOW.0V IV^PZ. V R0 IV^0_ 0_ L V IV^KP0HST. 0_ R0 V_VSYN Stuff 0 ohm for External VG IV^0_ V_V_RT_ IV^.0u/V_ *IV^.0u/V_ L.V IV^0uH m L.V IV^0uH m.v_v_pll IV^0u/.V_ 0_.V_V_PLL 0 IV^0u/.V_ 0_.V L K0HS 0. L FMH0HM R.VM_V_HPLL u/.v_.u/v_.vm_v_mpll R0 0./F_.u/V_ u/.v_.vm_mh_v_hpll V L IV^KP0HST. Stuff 0 ohm for External VG 0_ 0 IV^.u/V_ IV^.u/V_ V_TV_ 0 IV^.0u/V_ V_TV_ IV^.0u/V_ V_TV_ IV^.0u/V_ V_TV_.V R 0_ R0 IV^0_ L IV^00/F_ REV: MOIFY Stuff 0 ohm for External VG 0 0u/.V_ 0_ 0_.V_V_TV.u/V_.0u/V_.V_V_RT REV: MOIFY.V_V_Q IV^.0u/V_ IV^u/0V_ REV: MOIFY REV: MOIFY Stuff 0 ohm for External VG 0_.u/V_ *IV^u/.V_ IV^0u/.V_ IV^.u/V_ IV^.0u/V_ REV: MOIFY PROJET : ZO Quanta omputer Inc. Size ocument Number Rev GMH Power-( of ) Thursday, May, 00 ate: Sheet of

10 LOK,, SMbus address KE, LOK 0,, KE 0, SMbus address 0 R SO-IMM SOKET R TERMINTOR TERMINTOR EOUPLING PITOR LOSE SO-IMM SOKET PITORS LOSE SO-IMM SOKET PITORS REV: MOIFY R SO-IMM(00P) 0 Thursday, May, 00 Size ocument Number Rev ate: Sheet of SM_M SM_M SM_M0 SM_M SM_QS SM_M SM_M SM_M SM_M SM_QS# SM_M0 SM_QS SM_M SM_0 SM_WE# SM_M SM_S# SM_M0 SM_M SM_S# SM_QS# SM_M SM_S# SM_M SM_QS# SM_M SM_M SM_OT SM_OT SM_ SM_RS# SM_M SM_M SM_QS SM_M SM_M SM_KE SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SMK SMT SM_QS SM_M SM_KE SM_M SM_M SM_QS# SM_QS SM_QS SM_M SM_ SM_M0 SM_QS SM_M SMK LK_SRM0 SM_QS# SM_M0 SM_M SM_OT SM_M SM_M SM_QS# SM_OT0 SM_RS# SM_ SM_QS LK_SRM# SM_QS# SM_QS0 SM_QS0# SM_M0 SM_QS SM_M SM_S0# SM_QS SM_QS# LK_SRM0# SM_S# SM_M SM_WE# SM_KE0 LK_SRM SM_0 SMT SM_M SM_QS# SM_S# SM_QS# SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_QS0 SM_QS0# SM_QS# SM_QS SM_QS SM_QS# SM_M SM_QS# SM_QS SM_QS SM_QS# SM_KE SM_ SM_M0 SM_OT0 SM_M SM_M SM_M SM_ SM_ SM_WE# SM_M SM_KE SM_ SM_M SM_KE0 SM_M SM_KE SM_OT SM_M SM_M SM_M0 SM_RS# SM_S# SM_0 SM_RS# SM_ SM_M SM_M SM_WE# SM_KE SM_M SM_0 SM_M0 SM_M0 SM_M SM_S# SM_S# SM_S0# SM_S# SM_S# SM_OT SM_OT SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M LK_SRM SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M0 LK_SRM# SM_M LK_SRM LK_SRM# SM_M SM_M0 SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M SM_M0 SM_M SM_M SM_M[..0] SM_M[..0] SM_M[..0] SM_M[..0] SM_M SM_M V.VSUS.VSUS.VSUS V.VSUS 0.VSUS V 0.VSUS 0.V 0.V 0.V.VSUS.VSUS 0.V R 0K_.u/V_ 0 RN _PR R _.u/v_.u/v_ 00 RN _PR.u/V_ 0 RN _PR.u/V_ P00 R SRM SO-IMM (00P) N R_H VREF VSS Q0 Q VSS QS#0 QS0 VSS Q Q VSS Q Q VSS QS# QS VSS Q0 Q VSS0 VSS Q Q VSS QS# QS VSS Q Q VSS Q Q VSS M N VSS Q Q VSS KE0 V N _ V V V0 0/P 0 WE# V S# S# V OT VSS Q Q VSS QS# QS VSS Q Q VSS Q0 Q VSS Q Q VSS M0 VSS Q Q VSS Q Q VSS M VSS K0 K0# VSS Q Q VSS VSS0 Q0 Q VSS N M VSS Q Q VSS Q Q VSS QS# QS VSS0 Q0 Q VSS KE V V V 0 V RS# S0# V OT0 V N VSS Q Q VSS M VSS Q Q VSS Q Q VSS VSS M VSS Q Q VSS0 Q Q VSS NTEST VSS0 QS# QS VSS Q0 Q Q Q VSS M VSS Q Q VSS S SL V(SP) QS# QS VSS Q Q VSS Q Q VSS K K# VSS M VSS Q Q VSS Q0 Q VSS QS# QS VSS Q Q VSS S0 S VSS R _.u/v_ 0.u/.V_.u/V_.u/.V_ 0.u/V_.u/V_ 0.u/V_ R _.u/.v_ 0 R _.u/v_.u/.v_.u/.v_ R _.u/v_.u/v_ 0 R _ RN _PR.u/.V_ RN _PR.u/V_ R _.u/v_.u/v_ Quanta omputer Inc. PROJET : ZO R0 _ 00u/.V_.u/.V_ R _ R 0K_.u/V_.u/V_ 0 RN _PR.u/V_ 0 00u/.V_.u/V_.u/.V_.u/V_.u/V_.u/V_ R _.u/v_.u/v_ RN _PR.u/V_ R _.u/v_ R _ R0 _.u/v_.u/v_ 0 RN _PR R _.u/.v_ RN _PR.u/.V_.u/.V_ 0 RN _PR.u/V_ R _.u/v_ R _ R _ R0 _.u/v_ RN _PR.u/V_ RN _PR.u/V_ R 0K_ R _ R 0K_ RN0 _PR.u/.V_.u/V_ R _ RN _PR.u/V_ R _.u/.v_ R _ R _ P00 R SRM SO-IMM (00P) N R_H VREF VSS Q0 Q VSS QS#0 QS0 VSS Q Q VSS Q Q VSS QS# QS VSS Q0 Q VSS0 VSS Q Q VSS QS# QS VSS Q Q VSS Q Q VSS M N VSS Q Q VSS KE0 V N _ V V V0 0/P 0 WE# V S# S# V OT VSS Q Q VSS QS# QS VSS Q Q VSS Q0 Q VSS Q Q VSS M0 VSS Q Q VSS Q Q VSS M VSS K0 K0# VSS Q Q VSS VSS0 Q0 Q VSS N M VSS Q Q VSS Q Q VSS QS# QS VSS0 Q0 Q VSS KE V V V 0 V RS# S0# V OT0 V N VSS Q Q VSS M VSS Q Q VSS Q Q VSS VSS M VSS Q Q VSS0 Q Q VSS NTEST VSS0 QS# QS VSS Q0 Q Q Q VSS M VSS Q Q VSS S SL V(SP) QS# QS VSS Q Q VSS Q Q VSS K K# VSS M VSS Q Q VSS Q0 Q VSS QS# QS VSS Q Q VSS S0 S VSS R _ 0 00u/.V_.u/.V_.u/V_ R _.u/v_ R _ SM_S# SM_S# SM_ SM_KE SM_QS# SM_QS# SM_OT SM_QS LK_SRM0# SM_QS0 SM_S# SMK SMT SM_S# SM_RS# SM_QS# SM_S0# SMT LK_SRM0 SM_M LK_SRM# SM_ SM_QS0# SM_0 SM_WE# SM_QS LK_SRM SM_QS SMK SM_QS# SM_KE0 SM_OT0 SM_QS SM_QS SM_QS SM_QS# SM_M SM_QS# SM_M SM_M SM_QS# SM_M SM_QS SM_M SM_M0 SM_M SM_QS0# SM_QS0 SM_QS SM_QS# SM_QS# SM_QS SM_QS# SM_QS# SM_M SM_QS# SM_QS SM_QS# SM_QS SM_M SM_M SM_M0 SM_M SM_M SM_M SM_M SM_QS SM_QS SM_QS# SM_QS SM_KE SM_ SM_0 SM_WE# SM_S# SM_OT SM_OT SM_KE SM_ SM_RS# EXTTS#0 EXTTS# SM_M SM_M LK_SRM# LK_SRM LK_SRM LK_SRM# SM_M[..0] SM_M[..0] SM_M[..0] SM_M[..0]

11 , V,0. V,..V,0..V,. TI MXM VG R NO NEE REV: MOIFY REV:E MOIFY REV: MOIFY REV: MOIFY REV: MOIFY REV: MOIFY Nvidia MXM VG R NEE MXM Thursday, May, 00 Size ocument Number Rev ate: Sheet of EV_LVS_LLK EV_LVS_VEN EV_LVS_LLK# EV_LVS_T EV_LVS_LK EV_LVS_LON PEG_TXN PEG_TXN PEG_TXP PEG_TXN0 EV_RT_HSYN PEG_TXN EV_RT_ EV_RT_G EV_RT_R EV_RT_T PEG_TXP PEG_TXN EV_RT_VSYN EV_RT_LK PEG_TXP PEG_TXP PEG_TXP PEG_TXP0 PEG_TXN0 PEG_TXP PEG_TXP PEG_TXN PEG_TXN PEG_TXP PEG_TXN PEG_TXP PEG_TXN PEG_TXP PEG_TXP PEG_TXN PEG_TXN PEG_TXP PEG_TXP PEG_TXN PEG_TXN PEG_TXN PEG_TXP PEG_TXN PEG_TXP0 LK_PIE_MXM LK_PIE_MXM# PLTRST# PEG_RXN PEG_RXN0 PEG_RXN PEG_RXN PEG_RXN PEG_RXN PEG_RXN PEG_RXN PEG_RXN PEG_RXN PEG_RXN PEG_RXN PEG_RXN PEG_RXN0 PEG_RXN PEG_RXN PEG_RXP PEG_RXP PEG_RXP0 PEG_RXP PEG_RXP PEG_RXP PEG_RXP PEG_RXP PEG_RXP0 PEG_RXP PEG_RXP PEG_RXP PEG_RXP PEG_RXP PEG_RXP PEG_RXP VG_THERM# VI HP VI HP LVS_TXL- EV_TV_Y/G EV_TV_/R EV_TV_OMP EV_RT_R EV_RT_ EV_RT_T EV_RT_LK EV_RT_G EV_RT_HSYN EV_RT_VSYN EV_TV_/R EV_TV_OMP EV_TV_Y/G EV_LVS_LON EV_LVS_VEN LVS_TXL- LVS_TXLK- LVS_TXL0- EV_LVS_T EV_LVS_LK EV_LVS_LTX#0 EV_LVS_LTX EV_LVS_LTX# EV_LVS_LTX EV_LVS_LTX0 EV_LVS_LTX# EV_LVS_LLK EV_LVS_LLK# LVS_TXL LVS_TXLK LVS_TXL LVS_TXL0 LVS_TXL LVS_TXL- LVS_TXL- LVS_TXL0- LVS_TXLK LVS_TXL LVS_TXLK- LVS_TXL0 VTHM_T VTHM_LK EV_LVS_L_RGHT EVPRSNT#_R EV_LVS_LTX EV_LVS_LTX EV_LVS_LTX# EV_LVS_LTX# EV_LVS_LTX#0 EV_LVS_LTX0 IN V V.V.V V V N0 EV^MXM_TYPEII PWR_SR PWR_SR PWR_SR PWR_SR PWR_SR PWR_SR PWR_SR PWR_SR VRUN VRUN VRUN VRUN VRUN VRUN VRUN VRUN VRUN VRUN VRUN VRUN LK_REQ# PEX_RST# PEX_REFLK# PEX_REFLK PEX_RX# PEX_RX# PEX_RX# PEX_RX# PEX_RX# PEX_RX0# PEX_RX# PEX_RX# PEX_RX# PEX_RX# PEX_RX# PEX_RX# PEX_RX# PEX_RX# PEX_RX# PEX_RX0# PEX_RX PEX_RX PEX_RX PEX_RX PEX_RX PEX_RX0 PEX_RX PEX_RX PEX_RX PEX_RX PEX_RX PEX_RX PEX_RX PEX_RX PEX_RX PEX_RX0 PEX_TX PEX_TX# PEX_TX# PEX_TX# PEX_TX# PEX_TX# PEX_TX0# PEX_TX# PEX_TX# PEX_TX# PEX_TX# PEX_TX# PEX_TX# PEX_TX# PEX_TX# PEX_TX# PEX_TX0# PEX_TX PEX_TX PEX_TX PEX_TX PEX_TX0 PEX_TX PEX_TX PEX_TX PEX_TX PEX_TX PEX_TX PEX_TX PEX_TX PEX_TX PEX_TX0 PRSNT# PRSNT# P P R0 IV^0_ EV^u/0V_ R IV^0_ EV^00u/.V_ EV^.u/V_ R0 EV^0_ EV^000p_ RN EV^0_PR R IV^0_ Q EV^N00 R IV^0_ EV^.u/V_ R0 EV^00K_ R IV^0_ R EV^0_ R EV^0_ R EV^0_ EV^0u/0V_ R EV^0_ R IV^0_ Q EV^N00 R EV^0_ RN EV^0_PR EV^.u/V_ R EV^0_ R EV^0_ R EV^0_ EV^u/0V_ EV^0u/0V_ 0 R EV^0_ RN EV^0_PR RN EV^0_PR RN0 IV^0_PR EV^.u/V_ R IV^0_ K 0K Q EV^TYU R EV^0K_ R IV^0_ EV^0u/.V_ RN IV^0_PR R IV^0_ R EV^0_ R EV^0_ R EV^0_ R EV^0_ EV^000p_ RN IV^0_PR R IV^0_ Quanta omputer Inc. PROJET : ZO EV^000p_ R EV^00K_ EV^0u/V_0 R *EV^0K_ R EV^0_ R EV^0_ RN IV^0_PR R EV^0_ RN IV^0_PR R IV^0_ R EV^0_ RN EV^0_PR LVS VI VI- VI- TV RT N0 EV^MXM_TYPEII RUNPWROK VI HP VI LK# VI LK VI TX# VI TX VI TX# VI TX VI TX0# VI TX0 _T _LK VI HP/ IGP/VI LK IGP_/VI TX# IGP_VI TX IGP/VI TX# IGP/VI TX IGP/VI TX0# IGP/VI TX0 IGP/VI LK# IGP IGP IGP IGP IGP IGP IGP IGP IGP IGP IGP RSV RSV RSV RSV RSV RSV LVS_ULK# LVS_ULK LVS_UTX# LVS_UTX# LVS_UTX# LVS_UTX0# LVS_PPEN LVS_L_RGHT LVS_LEN LVS_UTX LVS_UTX LVS_UTX LVS_UTX0 LVS_LLK# LVS_LLK LVS_LTX# LVS_LTX# LVS_LTX# LVS_LTX0# LVS_LTX LVS_LTX LVS_LTX LVS_LTX0 VG_RE VG_HSYN VG_GREEN VG_VSYN VG_LUE _LK _T _T _LK TV_/HTV_Pr TV_Y/HTV_Y/TV_VS TV_VS/HTV_Pb SM_T SM_LK THERM# /TT# R *EV^0_ EV^.u/V_ Q EV^N00 *EV^S EV^000p_ 0 R IV^0_ PLTRST#,,,, LK_PIE_MXM# LK_PIE_MXM PEG_TXP[:0] PEG_TXN[:0] PEG_RXP[:0] PEG_RXN[:0] VG_THERM# INT_RT_LK INT_RT_LU INT_RT_GRN INT_RT_T INT_RT_RE INT_TXLOUT INT_TXLLKOUT- INT_TXLOUT INT_TXLOUT0 INT_TXLLKOUT INT_TXLOUT0- INT_TXLOUT- INT_TXLOUT- VG_RE_SYS VG_GRN_SYS VG_LU_SYS RTHSYN RTVSYN RTLK RTT VG_GRN_SYS VG_LU_SYS VG_RE_SYS RTLK RTT INT_TV_Y/G INT_TV_/R INT_TV_OMP TV_Y/G_SYS TV_/R_SYS TV_OMP_SYS TV_OMP_SYS TV_/R_SYS TV_Y/G_SYS INT_LVS_LON LON INT_LVS_IGON L_ON INT_LVS_EILK INT_LVS_EIT L_EILK L_EIT L_EIT L_EILK LVS_TXL- LVS_TXL- LVS_TXLK LVS_TXL LVS_TXL0 LVS_TXLK- LVS_TXL LVS_TXL0- LVS_TXLK- LVS_TXL0 LVS_TXLK LVS_TXL LVS_TXL0- LVS_TXL- LVS_TXL LVS_TXL- HWPG EV_LVS_L_RGHT EVPRSNT# MT, MLK, INT_VSYN RTHSYN INT_HSYN RTVSYN IN,

12 REV: Modify H Z_SOUT Z_LK PLTRST#_N U IHM REV.0 U LK_KX G MI_RXN0 LK_KX RTX FWH0/L0 E L0, PIE_RXN P PERN MI0RXN V MI_RXN[:0] F MI_RXN RTX FWH/L F L, PIE_RXP P.u/0V_ PIE_TXN_ PERP MIRXN Y MI_RXN R0 RT_RST# FWH/L G L, PIE_TXN N.u/0V_ PIE_TXP_ PETN MIRXN F MI_RXN M_ RTRST# FWH/L F L, PIE_TXP N PETP MIRXN VRT INTRUER# MI_RXP0 INTRUER# FWH/LFRME# LFRME#, PIE_RXN M PERN MI0RXP V MI_RXP[:0] MI_RXP INTVRMEN PIE_RXP M VRT R0 K/F_ LRQ#0.u/0V_ PIE_TXN_ PERP MIRXP Y F MI_RXP LN00_SLP VRT R *K/F_ INTVRMEN LRQ0# G PIE_TXN L LRQ#.u/0V_ PIE_TXP_ PETN MIRXP MI_RXP R 0_ LN00_SLP LRQ#/GPIO E PIE_TXP L PETP MIRXP GTE0 MI_TXN0 GLN_LK 0GTE F GTE0 PIE_RXN K PERN MI0TXN U MI_TXN[:0] REV: MI_TXN 0M# G H_0M# PIE_RXP K W.u/0V_ PIE_TXN_ PERP MITXN MI_TXN MOIFY LN_RSTSYN PIE_TXN J F IH_PRSTP#.u/0V_ PIE_TXP_ PETN MITXN MI_TXN PRSTP# IH_PRSTP#,, PIE_TXP J PSLP#_R R0 0_ PETP MITXN LN_RX0 PSLP# E H_PSLP# MI_TXP0 LN_RX H H_FERR# PERN MI0TXP U MI_TXP[:0] MI_TXP LN_RX FERR# H_FERR# H PERP MITXP W G MI_TXP PETN MITXP MI_TXP LN_TX0 PUPWRG/GPIO G H_PWRG G PETP MITXP E0 LN_TX 0 LN_TX IGNNE# F H_IGNNE# F PERN MI_LKN T LK_PIE_IH# F IH_GPIO PERP MI_LKP T LK_PIE_IH H GLN_OK#/GPIO INIT# E H_INIT# E T PETN 0 R./F_ INTR H_INTR E RIN# PETP MI_ZOMP Y MI_OMP GLN_OMPI RIN# H RIN# MI_IROMP Y.V_PIE 0mil GLN_OMPO PERN/GLN_RXN Z_LK NMI H_NMI PERP/GLN_RXP USP0N G USP0- J Z_SYN H_IT_LK SMI# G H_SMI# PETN/GLN_TXN USP0P G USP0 J H_SYN PETP/GLN_TXP USPN H USP- Z_RST# STPLK# H_STPLK# R USPP H USP E H_RST# IH_TRIP# /F_ PM_THRMTRIP# SPI_LK USPN H USP- THRMTRIP# E SPI_S0# USPP H USP Z_SIN0 J H_SIN0 E IH_TP SPI_S# USPN J USP- Z_SIN H Z_SIN H_SIN TP T USPP J USP H T Z_SIN H_SIN P[..0] P0 SPI_MOSI USPN K USP- H_SIN 0 V F T P SPI_MISO USPP K USP Z_SOUT U E V P R 0K_ USO#0 USPN K USP- H_SOUT V_S J P R 0K_ USO# O0# USPP K USP IH_GPIO T G P R 0K_ USO# O#/GPIO0 USPN L USP- E0 T IH_GPIO H_OK_EN#/GPIO V G P R 0K_ USO# O#/GPIO US USPP L USP G T0 H_OK_RST#/GPIO T E P R 0K_ USO# O#/GPIO USPN M F F0 T P R 0K_ USO# O#/GPIO USPP M ST_LE# STLE# G T P R0 0K_ USO# O#/GPIO USPN M SRN0 M F R P R 0K_ USO# O#/GPIO0 USPP ST_RXN0 SRP0 ST0RXN J P0 R 0K_ USO# O#/GPIO USPN N ST_RXP0 F STN0 ST0RXP 0 T P R 0K_ USO# O# USPP N ST_TXN0 H STP0 ST0TXN V H P O# ST_TXP0 H ST0TXP V P USRIS# F US_RIS R./F_ 0.0u/V_ U P USRIS F G V 0.0u/V_ STRXN G U P U IHM REV.0 0.0u/V_ STRXP J PLK_SM J J EMIL_LE# STTXN,, PLK_SM REV: P0 PT_SM SMLK ST0GP/GPIO T 0.0u/V_ J J0 OR_I STTXP 0 P0,, PT_SM P L_RST# SMT STGP/GPIO G F IH_GPIO R *0K_ MOIFY P L_RST# P SM_LK_ME LINKLERT# STGP/GPIO F G IH_GPIO R *0K_ STRXN P SM_T_ME SMLINK0 STGP/GPIO F STRXP E SMLINK E Y G M_IH STTXN S# PS# RI# LK M_IH E Y F G LKUS_ STTXP S# PS# RI# LK LKUS_ W LP_P# IH_SIO_K LK_PIE_ST# ST_LKN IOR# PIOR# T F SYS_RST# SUS_STT#/LPP# SUSLK T LK_PIE_ST ST_LKP IOW# W PIOW# SYS_RESET# Y G SLP_S# R0 00/F_ K# PK# SLP_S# SUS#, G Y G F SLP_S# R0 00/F_ ST_IS STRIS# IEIRQ IRQ PM_MUSY# MUSY#/GPIO0 SLP_S# SUS# R./F_ G Y SLP_S# STRIS IORY PIORY SM_LERT# SLP_S# W G T REQ PREQ SMLERT#/GPIO H T0 0 0 REQ0# S_STTE#/GPIO [..0] 0 REQ0# PM_STPPI# E0 STP_PI#/GPIO E IH_PWOK PI R 0K_ GNT0# PM_STPPU# G E E REQ# STP_PU#/GPIO PWROK REQ#/GPIO0 0 LKRUN# PM_PRSLPVR REV: MOIFY GNT#/GPIO, LKRUN# H J REQ# LKRUN#/GPIO PRSLPVR/GPIO PM_PRSLPVR, REQ#/GPIO REQ# F GNT# PIE_WKE# PM_TLOW#_R OR I 0 GNT#/GPIO GNT#,, PIE_WKE# E E REQ# SERIRQ WKE# TLOW# REQ#/GPIO, SERIRQ F 0 THERM_LERT# SERIRQ NSWON# UM GNT#/GPIO THERM_LERT# THRM# PWRTN# NSWON# VR_PWRG LN_RST# MXM /E0# J0 VRMPWRG LN_RST# H0 R *0_ E0# E R 0_ PLTRST#_N 0 /E# E# E F IH_TP RSMRST#_R /E# T J TP RSMRST# G R *0_ E# RSMRST# E /E# E# G KSMI# KSMI# J E IRY# LI#_IH TH/GPIO K_PWRG K_PWRG IRY# IRY# LI#_IH J IH_GPIO TH/GPIO PR PR T H E G SI# TH/GPIO LPWROK IH_PWOK PIRST# PIRST# SI# E EVSEL# GPIO REV: MOIFY EVSEL# EVSEL# J PERR# OR_I0 GPIO SLP_M# T PERR# PERR# G LOK# OR_I TH0/GPIO 0 PLOK# H F F0 SERR# OR_I GPIO L_LK0 L_LK0 0 SERR# SERR# E E 0 STOP# GPIO0 L_LK L_LK STOP# STOP# G0 TRY# IH_GPIO SLOK/GPIO TRY# TRY# T H F F FRME# EVPRSNT# QRT_STTE0/GPIO L_T0 L_T0 FRME# FRME# 0 EVPRSNT# F E STLKREQ# QRT_STTE/GPIO L_T L_T STLKREQ# G E G PLTRST#_N IH_GPIO STLKREQ#/GPIO L_VREF0_S PLTRST# PLTRST#_N T F E 0 PLK_IH IH_GPIO SLO/GPIO L_VREF0 L_VREF_S PILK PLK_IH J H G IH_GPIO STOUT0/GPIO L_VREF PME# PME# T 0 STOUT/GPIO J E PSPK L_RST# L_RST#0 0 PSPK SPKR IH_GPIO 0 J MH_IH_SYN# MEM_LE/GPIO IH_GPIO0 T R0 0K_ MH_IH_SYN# J MH_SYN# ME_E_LERT/GPIO0 J V F IH_GPIO R0 0K_ IH_TP E_ME_LERT/GPIO IH_GPIO Interrupt I/F T J G INT# F F INTE# TP WOL_EN/GPIO T INT# REV: MOIFY INT# PIRQ# PIRQE#/GPIO G INTF# IHM REV.0 INT# INT# PIRQ# PIRQF#/GPIO F INTG# INT# PIRQ# PIRQG#/GPIO 0 INTH# PIRQ# PIRQH#/GPIO 0 0 Z_SYN Z_RST# p_ p_ R0 _ R0 _ R _ R _ R _ R0 _ R00 _ R _ Y.KHz LK_KX R 0M_ LK_KX Z_SOUT_UIO Z_SOUT_M Z_SYN_UIO Z_SYN_M IT_LK_UIO IT_LK_M Z_RST#_UIO Z_RST#_M IH LN / GLN RT IE PU LP ST U IHM REV.0,,, V R PWROK_E IMVP_PWRG 0 U0 TSH0FU 00K_.u/V_ R VPU IH_PWOK U TSH0FU PLTRST# 0,,,, 00K_ R R R R0 Q NSZ0 IV^0K_ 0K_ 0K_ 0K_ V VR_PWRG REV: MOIFY FOOTPRINT OR_I0 OR_I OR_I OR_I VR_PWRG_K0# R0 R0 R R R 00K_ EV^0K_ *0K_ *0K_ *0K_ V V V V RT VPU ST SM SYS GPIO GPIO locks Power MGT MIS GPIO ontroller Link TERM R00 R0 K_ TERM N R00 RT_T PI-Express irect Media Interface SPI TERM Q MMT0.u/V_ VRT R K_ TERM 0 u/0v_ TERM0 R 0K/F_ R.K/F_ u/0v_ R.K_ R VPU RT_RST# G *SHORT_ P K_ INT# INT# INT# INT# INTE# INTF# INTG# INTH# REQ0# REQ# REQ# REQ# IRY# EVSEL# PERR# LOK# SERR# STOP# TRY# FRME# THERM_LERT# SERIRQ LKRUN# SI# KSMI# GTE0 LRQ#0 LRQ# RIN# LI#_IH EVPRSNT# H_FERR# R PM_THRMTRIP# R RI# PLK_SM PT_SM SM_LERT# L_RST# PIE_WKE# PM_TLOW#_R SYS_RST# SM_LK_ME SM_T_ME IH_GPIO R0 LKUS_ R M_IH EMI REV: MOIFY R0 _ PLK_IH REV: MOIFY ontroller Link VREF for IMT support only VSUS Z_SOUT Z_SYN Z_LK Z_RST# RSMRST#_R R R R0 R R00 R R R R R0 R R R0 R R0 R R R R R R0 R R R R0 R R R *0_ M_R M_R 0 M_R L_VREF0_S R /F_.u/V_ L_VREF_S R */F_ *.u/v_ REV: MOIFY REV: MOIFY REV: MOIFY RSMRST# Size ocument Number Rev IHM HOST( of ) V V_S R.K_ R R R R R R./F_ R R R R0 R0 R R R R R *_ 0K_./F_ R R.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_ 0K_.K_ 0K_ 0K_ 0K_ *.K_ *.K_ *0K_ 0K_.K_ 0K_.K_ V.0V_V_PU_IO 0K_.K_.K_ 0K_ *0K_ K_.K_ 0K_ *0K_ *0K_ p_ p_ p_ p_ *0P_.K/F_ V K PROJET : ZO Quanta omputer Inc. Thursday, May, 00 ate: Sheet of E K *0P_ K 0P_ *.K/F_ Q MMT0 K V_S V

13 0m m 0mil 0mil 0mil 0mil 0mil 0mil 0mil 0mil 0mil 0mil 0mil 0mil 0mil 0mil 0mil 0mil 0mil 0mil 0mil 0mil 0mil 0mil 0mil REV: MOIFY REV: MOIFY REV: MOIFY IHM Power( of ) Thursday, May, 00 Size ocument Number Rev ate: Sheet of VSUSH.V_PLL VL_0_IH.V_US.V_ST TP_VSUS IH_ V_GLN VREF_SUS_S.V_ST.V_VGLNPLL TP_V0_IH_ V._MI_IH V_VLN V.M_IH VMIPLL_IH TP_VSUS IH_ VREF_S V._IH VGLNPLL_IH.V_PIE VL INT_IH TP_V0_IH_ V._ST_IH.V_MI V._US_IH.V_ST TP_VLN_0_IH V_.V_H_IO_IH V.S_PI_IH V.S_IE_IH VPORE_IH.V V.0V_V_PU_IO V V.V V V_S VRT V_S.V.V.V_PIE V V_S V_S V_S V V V V V V.0V.V.V.0V R 0_ UE IHM REV.0 0 E E E E E E E E F F F F F G G H0 H H H H F H H H H H H J 0 E E E E F E F F F G E G0 G G G G G G H H H H H J J J J J J K K K K K L L L L L L L M M M M M M M M M M N N N N N N N N N N N N N N P P P P P P P P P R R R R R R R R R R T T T T T T T U U U U U U U U U U U V V V V W W W Y Y Y H H J J J J U K W VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[00] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS[] VSS_NTF[0] VSS_NTF[0] VSS_NTF[0] VSS_NTF[0] VSS_NTF[0] VSS_NTF[0] VSS_NTF[0] VSS_NTF[0] VSS_NTF[0] VSS_NTF[0] VSS_NTF[] VSS_NTF[] VSS[] VSS[0] VSS[] VSS[] VSS[] VSS[0] VSS[].u/V_.u/V_.u/V_ *u/0v_ R 0_ R /F_ PZ. R 0_.u/0V_ 0.u/.V_.u/V_ R 0_.u/V_ R 0_.u/V_ R 0_.u/.V_ L uh_0_00m R 0_.u/.V_ T *P R 00_.u/V_ u/0v_ *.u/v_ R 0_ R 0_ 0u/.V_ 0 R 0_ u/0v_ 0.u/V_ 0u/.V_ L uh_0_0m PZ..u/.V_ *.u/v_ R 0_ R 0/F_.u/V_ ORE VGP TX RX IE US ORE PI GLN POWER VP_ORE VPSUS VPUS UF IHM REV.0 T G E E E F F G H H J J K K L L L M M N N N P P R R R R T T T T T U F R E F G H J J F G E F G L L L L L L M M P P T T F G0 U V W W W Y E0 E F G0 H P P N P P P P P R R R 0 G G J F0 F L L M M W U V V V U V V V F E R H J E E G G F0 W V U Y V V VREF[] VREF[] VREF_SUS V [0] V [0] V [0] V [0] V [0] V [0] V [0] V [0] V [0] V [0] V [] V [] V [] V [] V [] V [] V [] V [] V [] V [0] V [] V [] V [] V [] V [] V [] V [] V [] V [] V [0] V [] V [] V [] V [] V [] V [] V [] V [] V [] V [0] V_[0] VMIPLL V [0] V [0] V [0] V [0] V [0] VSTPLL V_[0] V [0] V [0] V [0] V [0] V [0] VUSPLL VLN_0[] VLN_0[] V_0[0] V_0[0] V_0[0] V_0[0] V_0[0] V_0[0] V_0[0] V_0[0] V_0[0] V_0[0] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[0] VLN_[] VLN_[] VH VSUSH V_PU_IO[] V_PU_IO[] V_[0] V_[0] V_[0] V_[0] V_[] V_[] V_[] V_[] V_[] V_[] V_[] V_[] V_[0] V_[] V_[] V_[] V_[] VRT VSUS_[0] VSUS_[0] VSUS_[0] VSUS_[0] VSUS_[0] VSUS_[0] VSUS_[0] VSUS_[0] VSUS_[0] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] VSUS_[] V [] V [] V [] V [] V [] V [] VSUS_0[] VSUS_0[] V [0] V [] V [] V [] V [] VSUS_[0] V_[] V [] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[] V_0[] VGLN_[] VGLN_[] VGLN_[] VGLN_[] VGLN_[] VGLN_ VGLNPLL V_[0] V_[0] V_[0] V_[0] VSUS_[] V [] VSUS_[] V [] V [] VSUS_[] V_MI[] V_MI[] VL_0 VL_[] VL_[] VL_ V [] V [] V [] V [] V [] V [].u/v_ R /F_.u/.V_ T *P.0u/V_ 0 u/0v_ Quanta omputer Inc. PROJET : ZO.u/V_.u/V_ L LMPGSN. 0u/.V_.u/V_.u/V_.u/V_ 0 0u/.V_.u/V_ 0u/.V_ R 0_ 0u/.V_ u/.v_ R 0_ 0u/.V_ R 0_.u/V_.u/V_ u/0v_ R 0_.u/V_ u/0v_ L 0uH_0_00m R 0_ u/0v_ *.u/v_

TE1 Block Diagram. Intel. Merom (35W) FSB(667/800MHZ) Page 18 CRT. PCI-E 16X Lan. Crestline GM 533/ 667 MHZ DDR II. Page 5,7,8,9,10,11.

TE1 Block Diagram. Intel. Merom (35W) FSB(667/800MHZ) Page 18 CRT. PCI-E 16X Lan. Crestline GM 533/ 667 MHZ DDR II. Page 5,7,8,9,10,11. P STK UP TE lock iagram LYER : TOP LYER : S LYER : IN LYER : V LYER : IN LYER : IN LYER : S LYER : OT V_ORE HMI Page LE PNEL Page HMI RT Page 0 Transmitter Sil Page L PNEL Page LE river I Page zalia SVO

More information

P STK UP LYER : TOP LS lock iagram LYER : S LYER : IN LYER : IN LYER : V LYER : OT V_ORE +.V +.V +.V +.VSUS +VPU +V_S +VSUS +V +VPU +V_S +V SMR_VTERM SMR_VREF HMI Page TV-OUT Page RT Page L(WXG+.W) Page

More information

VER : 3A. Thermal Sensor & Fan P37 LVDS. E-switch PI2PCIE412-DZHE LVDS MXM III-NB8E (GT/SE/GLM) VRAM 256M VRAM 512M P18 HDMI HDMI P19 P17 SPDIF_MXM

VER : 3A. Thermal Sensor & Fan P37 LVDS. E-switch PI2PCIE412-DZHE LVDS MXM III-NB8E (GT/SE/GLM) VRAM 256M VRAM 512M P18 HDMI HDMI P19 P17 SPDIF_MXM Module Y Mini PI (for ebug) P H / O (ST) P P X'TL.MHz LOK GENERTOR YLFXT RII SO-IMM RII SO-IMM P H (ST) P H / O (PT) P P in ard Reader ontroller R P,P in ard Reader connector P ST ST PT PI us MX(Maddog.)

More information

Z06 SYSTEM BLOCK DIAGRAM

Z06 SYSTEM BLOCK DIAGRAM OM MRK IV@: INT VG EV@: STUFF FOR EXT VG SP@: STUFF FOR UM or VG X'TL.MHz LOK GENERTOR IS: SELGO: SLGSPTTR RII SO-IMM 0 SO-IMM P Z0 SYSTEM LOK IGRM P ual hannel R /00 MHz Penryn ufpg N antiga P, P FS /00/0

More information

Penryn 479 ufcpga. NB Cantiga

Penryn 479 ufcpga. NB Cantiga OM MRK IV@: INT VG EV@: STUFF FOR EXT VG SP@: STUFF FOR UM or VG X'TL.MHz LOK GENERTOR IS: SELGO: SLGSPTTR RII SO-IMM SO-IMM P P ual hannel R / MHz Penryn ufpg N antiga FS / MHz P, P, P, P, P, P, P P,

More information

P STK UP LYER : TOP LYER : SGN LYER : IN PU ORE ISL Li / lock iagram PU Penryn PU THERML SENSOR.MHz 0 LYER : IN LYER : V LYER : OT P (upg)/w LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# REFLK,REFLK# REFSSLK,REFSSLK#

More information

Merom / Crestline / ICH8-M

Merom / Crestline / ICH8-M VI ocking(rq) US (US) X LN 0/00/G MOEM udio/spdif JK RT/S-Video Parallel/Serial Port VI Port PS Port * attery harger VI / 0 hrontel PG US PORT X US0~ PG US~ PG Modularity PT O/H UX attery PG PG 0 SVO RII-SOIMM

More information

FP7 (CULV) BLOCK DIAGRAM

FP7 (CULV) BLOCK DIAGRAM FP (ULV) LOK IGRM P STK UP 0 L HI TOP GN IN IN V OT PU SU00 eleron FS /00/0 P (G) 0W PGE,, PU THERML SENSOR PGE LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# LK_PIE_VG,LK_PIE_VG#.MHz LOK GEN RTMN-0-V-GRT PGE RIII-on

More information

Sapporo 1.0 BLOCK DIAGRAM

Sapporo 1.0 BLOCK DIAGRAM PU ORE.V/.V /.V/.VM VPU/VPU Sapporo. LOK IGRM P P P Merom Pins (Micro-FG) P,P PU Thermal Sensor MX P.MHz lock Generator K P.V/SMR_VTERM/SMR_VREFP TT HRGER MX/ ISHRGE VM_LN_SW/V_S/V_K/VSUS/V P V/VSUS P

More information

VM9M Block Diagram Intel UMA

VM9M Block Diagram Intel UMA hexainf@hotmail.com GRTIS - FOR FREE lock iagram Intel UM VER : F POWER /TT ONNETOR PG TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V PG PG Penryn ( Micro-FPG) PG, 00/0 MHz antiga FN & THERML EM--IZL-TR

More information

Penryn / Cantiga / ICH9-M

Penryn / Cantiga / ICH9-M PU THERML SENSOR.V PG RII-SOIMM RII-SOIMM 0.V_R_VTT.V_SUS.V V_R_MH_REF PG, Web am on L US V luetooth US V_SUS US PORT X US0~, V_SUS Fingerprint US O(fixed) V Internal H V.V PG PG PG PG PG PG HP SPI FLSH

More information

ZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga

ZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga TVOUT TFT L Panel." WSXG+ X'TL M VI RT luetooth US US P P P P P amera Module(.M) P in ardreader (SMS ) P US US Port x US0~ P VI TVout LVS VG Media-ay O/nd H/nd attery P X'TL.MHZ lock Generator H IS0GLF

More information

FM6B Hepburn Intel UMA

FM6B Hepburn Intel UMA FM Hepburn Intel UM VER : POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V MHZ R II MHZ R II ST-O PG PG PG PG ST Merom or Penryn ( Micro-FPG)

More information

CPU Intel Penryn (Socket P) 3,4. FSB 800/1067 MHz. Cantiga GM LVDS. Panel CRT VGA. x4 DMI. 34 x 34mm 1329 FCBGA HDMI 10~15 DMI X4.

CPU Intel Penryn (Socket P) 3,4. FSB 800/1067 MHz. Cantiga GM LVDS. Panel CRT VGA. x4 DMI. 34 x 34mm 1329 FCBGA HDMI 10~15 DMI X4. NOTE " UM lock iagram 00/0/ PU Intel Penryn (Socket P), FS 00/0 MHz Thermal Sensor G0 FN 0 0 LOK GEN. ISLPRSGLFT RII SOIMM, RII antiga GM x MI LVS VG Panel RT RII SOIMM, RII x mm FG HMI LEVEL SHIFTER PERIOM

More information

Merom. Page 3,4 HOST. 667/800MHz NORTH BRIDGE INTEL. Crestline. Page 5 ~ 10. DMI Interface SOUTH BRIDGE INTEL ICH8-M.

Merom. Page 3,4 HOST. 667/800MHz NORTH BRIDGE INTEL. Crestline. Page 5 ~ 10. DMI Interface SOUTH BRIDGE INTEL ICH8-M. MS- VER :.0 0 : LOK IRM 0 : PLTFORM 0 : Merom- (HOST US) 0 : Merom- (POWER/N) 0 : RESTLINE- (HOST US) 0 : RESTLINE- (MI/V) 0 : RESTLINE- (R) LVS 0 : RESTLINE- (POWER-) Page 0 : RESTLINE- (POWER-) 0 : RESTLINE-

More information

FAN & THERMAL SMSC1423 PG 39 CLOCK SLG8SP513V (QFN-64) PG 17 LVDS. DP Port VGA. USB2.0 x 3. PCIEx1. PCIEx1 USB2.0. PCIEx2 USB2.0. PCIEx1 USB2.

FAN & THERMAL SMSC1423 PG 39 CLOCK SLG8SP513V (QFN-64) PG 17 LVDS. DP Port VGA. USB2.0 x 3. PCIEx1. PCIEx1 USB2.0. PCIEx2 USB2.0. PCIEx1 USB2. ELL *FM M/ P_N FM Hanks Intel UM VER : PW: WJ PW: M PW: WJ POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V / MHZ R II / MHZ R II ST-O PG

More information

ZH2 Block Diagram. Yonah/Merom INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 533/667 MHz SDVO CALISTOGA-GM 1466 FCBGA TVOUT RGB. Page : 6 ~ 11 DMI I/F

ZH2 Block Diagram. Yonah/Merom INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 533/667 MHz SDVO CALISTOGA-GM 1466 FCBGA TVOUT RGB. Page : 6 ~ 11 DMI I/F LOK GEN IS0G V /.V / 0V Page :.V / 0.V /.V Page :.V /.0V Page : Page : Page : Page : PU ORE TTERY HRGER HOST MHz/MHz PI-E 00MHz VG MHz US MHz PI MHz REF MHz VPU V_PU V_S V_S VSUS VSUS V V 0V.VSUS.V 0.VSUS

More information

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM TS: MEROM/-PM/IH-M/NM-SE LOK IRM LOK EN. ISLPRLF-T R VRM*(X) Merom PE ufp FN Thermal sensor F PE PE,, PE FS 00 MHz LVS nvii NM-SE PE RT PE POWER RESTLINE PM PIE * PE ~ R-II SO-IMM R MHz VORE PE 0 SYSTEM

More information

A8E/A8S Merom/GM965/PM965 BLOCK DIAGRAM CPU ... MEROM. 3,4 HOST BUS CRESTLINE GM965/PM965 11~15 X4 DMI PCI EXPRESS X1 3 3 SYSTEM

A8E/A8S Merom/GM965/PM965 BLOCK DIAGRAM CPU ... MEROM.  3,4 HOST BUS CRESTLINE GM965/PM965 11~15 X4 DMI PCI EXPRESS X1 3 3 SYSTEM E/S Merom/GM/PM LOK IGRM E Sub block iagram / OM option VI ual H. HOST US RT & TV ON LVS & INV ON VORE R SRM /MHz SYSTEM.VS &.0VS R & VTT +VO & +.VS HRGER PI ETET PROTET LO SWITH FLOWHRT VG ON US x /T

More information

FM6 Hepburn Intel Discrete GFX

FM6 Hepburn Intel Discrete GFX FM Hepburn Intel iscrete GFX VER : POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V MHZ R II MHZ R II ST-O PG PG PG PG ST Merom or Penryn

More information

CPU Thermal Sensor GMT781-1 EXT.CLOCK GEN ICS954226AG-T. 533 MHZ Memory Dual channel DDR II CHANNEL A DDR II CHANNEL B 1X PCI-E<PORT1> 2.

CPU Thermal Sensor GMT781-1 EXT.CLOCK GEN ICS954226AG-T. 533 MHZ Memory Dual channel DDR II CHANNEL A DDR II CHANNEL B 1X PCI-E<PORT1> 2. NRL lok IGRM PU YONH/MERON eleron u-fpg PIN PU Thermal Sensor GMT- EXT.LOK GEN ISG-T attery In / & harge FS RT x -SU -Pin L " Square XG RT Hx LVS MHZ N LISTOG GML R II HNNEL R II HNNEL MHZ MHZ Memory ual

More information

ZG5 NB Block Diagram

ZG5 NB Block Diagram VTERM(+0.V) VTT(+.0V) +.VSUS +.V +.VSUS +.V +.V VPU +.V +.VSUS L_.V L_V +V RT P." panel P LVS ZG N lock iagram iamondville VORE:+. ~ +0. VP:+.0V V:+.V or +.V FS GMS P, HOST P R P LVS, MI, R LK P POWER

More information

ZR1 Block Diagram PCIE. Yonah / Merom. INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 667/533MHz. Calistoga 945GM / 945PM / 940GML 1466 BGA TVOUT RGB

ZR1 Block Diagram PCIE. Yonah / Merom. INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 667/533MHz. Calistoga 945GM / 945PM / 940GML 1466 BGA TVOUT RGB LOK GEN IS0 Page : V /.V / 0V Page :.V / 0.V / VP Page : NVV /.V Page : PU ORE /.V Page : TTERY HRGER Page : HOST 00/MHz PI-E 00MHz VG MHz US MHz PI MHz REF MHz VPU V S SUS VSUS V V V_S 0.VSUS 0.V VP NVV.V.V

More information

Intel PENRYN ufcpga SB ICH9M

Intel PENRYN ufcpga SB ICH9M V_RE P/ lock iagram +.V +.V +.V +.VSUS +.V +VPU +V_S +VSUS +V +VPU +V_S +V +SMR_VTERM +SMR_VREF INT MI Page RT Page L PNEL Page ST - H Page ST - Page est Page ST ST ST RT LVS Intel PENRYN ufpg N NTIG MI(x/x)

More information

POWER VGA DC/DC CPU VR PG 51 PG V_ALW/+5V_ALW/+15V_ALW DC/DC. nvidia G86/G72M PCI EXPRESS GFX. PCIEx16 PG 18,19,20,21,22. USB2.

POWER VGA DC/DC CPU VR PG 51 PG V_ALW/+5V_ALW/+15V_ALW DC/DC. nvidia G86/G72M PCI EXPRESS GFX. PCIEx16 PG 18,19,20,21,22. USB2. JM M/ P JM-ISRETE PW FP, PW UW, SHEM PM. (M) VER : POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, Internal Media ay -ROM PG S/PIF for ock PG US. SMRT R OZRLN PG S/PIF for MINI IN PG UIO/MP PG, TT SELETOR

More information

GM3(B) Pacino Intel Discrete & UMA Block Diagram

GM3(B) Pacino Intel Discrete & UMA Block Diagram GM() Pacino Intel iscrete & UM lock iagram Screw Hole PG POWR /TT ONNTOR PG R-SOIMM PG, R-SOIMM PG, UIO/MP ST/H blank Page SYSTM RST IRUIT TT HRGR RUN POWR SW +.V_SUS/+V_SUS +V/+.V/+.V PG udio udio SPK

More information

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23 E-UM ESIGN VER : RUN POWER SW PG /TT ONNETOR TT HRGER PG PG othan ( Micro-FPG) PG, / V_SR VSUS PG PU VR PG LOKS PG R-SOIMM PG, R-SOIMM PG, MHZ R I FS MHZ lviso GM/GML PG PG,,,0, LVS TVOUT VG Panel onnector

More information

MODEL REV CHANGE LIST ZL9. Preliminary Release

MODEL REV CHANGE LIST ZL9. Preliminary Release E MOEL REV HNGE LIST ZL Preliminary Release Page : dd.pf for Signal quanlity Page : dd R0 0om for UM. Page : seprate STLE# for IE interrupt. Page :add R 0ohm for M-T. Page : enlarge H,H to mm for VG sink

More information

SHELBY-INTEGRATED CLOCKS ICS PG 17. sdvo SI1362 PG 18 USB2.0 (P5,P6) USB2.0 (P3,P4) USB2.0 (P7) 1394 CONN PG 25 USB2.

SHELBY-INTEGRATED CLOCKS ICS PG 17. sdvo SI1362 PG 18 USB2.0 (P5,P6) USB2.0 (P3,P4) USB2.0 (P7) 1394 CONN PG 25 USB2. IMVP- PU VR PG RUN POWER SW PG UIO ST00 PG, / +V_SR +VSUS PG /TT ONNETOR TT SELETOR TT HRGER POWER / R-SOIMM PG, R-SOIMM PG, ST - H PG Internal Media ay -ROM PG S/PIF to OK PG udio Jacks PG RJ to OK PG

More information

othan RJ lock iagram PIN (micro F-PG) P,,, w, w inch XG, SXG+ / MHz VI M/M LVS L P LVS lviso GM/PM RII / UNUFFERE RII SOIMM P Hyper memory P,, R/G/ RT PIE Lanes P R/G/ PIN (micro FG) P,,, RII / UNUFFERE

More information

ZYA SYSTEM BLOCK DIAGRAM

ZYA SYSTEM BLOCK DIAGRAM ZY SYSTEM LOK IGRM GPU ORE PWR ISL P HRGER ISL P GPU IO PWR ISL P /V SYS PWR P RT X'TL.MHz LOK GENERTOR SELGO: SLGSPV P LK: MHz PEG_LK: MHz PLL_REF_SSLK: MHz intel Fan river (PWM Type) P

More information

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031 MOEL REV HNGE LIST Model Page T/ M OR FROM TO T/ M TM00 TM00 PGE --- Enable LKM from clokc generator for the PLL circuit of, and disable the ocsillator circuit of PI PLL. PGE --- Remove H/W shutdown circuit

More information

QUANTA COMPUTER INC.

QUANTA COMPUTER INC. QUNT OMPUTER IN. PGE ontent PGE ontent 0 0 0 T PGE OVER T LOK IGRM NW/PS (HOST US) NW/PS (POWER/N) MH (Host bus) MH (GP bus & HU I/F) GMH (PWR & GN) GMH R- & R- IH-M(PU,PI,IE) IH-M (US,HU,LP) IH-M(POWER&GN)

More information

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation Inventec orporation R& ivision oard name : Mother oard chematic Project : Z (anta Rosa) Version : 0. Initial ate : March 0, 00 Inventec orporation F, No., ection, Zhongyang outh Road eitou istrict, Taipei

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

Centrino DOTHAN CELEROM-M. Page : 3, 4 PCIE. HOST BUS 533MHz HOST BUS 400MHz ALVISO 1257 BGA LVDS RGB TVOUT. Page : 5 ~ 8 DMI I/F PCIE ICH6-M 609 BGA

Centrino DOTHAN CELEROM-M. Page : 3, 4 PCIE. HOST BUS 533MHz HOST BUS 400MHz ALVISO 1257 BGA LVDS RGB TVOUT. Page : 5 ~ 8 DMI I/F PCIE ICH6-M 609 BGA V /.V / V Page :.V /.V Page :.V /.V /.V Page : PU ORE Page :.V Page : TTERY HRGER Page : TTERY SELET Page : VPU V_LWYS V V V_S VSUS VSUS.VSUS.V.V MVREF_M SMR_VTERM.V_S.V GP_V (.V).VT VTT V_ORE VG_ORE.V_VG

More information

ZY5/ZY5D SYSTEM BLOCK DIAGRAM

ZY5/ZY5D SYSTEM BLOCK DIAGRAM PU ORE ISL PGE ZY/ZY SYSTEM LOK IGRM N ORE.V PGE N RUN.V PGE R II SMR_VTERM.VSUS(TPSREGR) PGE SYSTEM POWER ISL PGE INT or EV selector Resistor RII-SOIMM PGE RII-SOIMM PGE RII /00 MHz RII /00 MHz M Griffin

More information

SS8 BLOCK DIAGRAM CPU PCH DIS. Codec Board. Nvidia N12P-GE (128bit) 29mm X 29mm BGA 973. Sandy Bridge 35W 31mm X 24mm BGA 1023 SV

SS8 BLOCK DIAGRAM CPU PCH DIS. Codec Board. Nvidia N12P-GE (128bit) 29mm X 29mm BGA 973. Sandy Bridge 35W 31mm X 24mm BGA 1023 SV IS SS LOK IGRM PGE RIII-SOIMM0 H=.mm H=.mm PGE RIII-SOIMM PGE PGE RIII MT/s RIII MT/s ST 00M /S FI LINK.GT /s PU Sandy ridge W mm X mm G 0 SV PGE ~ MI LINK GT /s PIEx Nvidia NP-GE (bit) mm X mm G R x Mxx

More information

Auburndale / Arrandale

Auburndale / Arrandale LL Intel alpella Platform with iscrete GFX POWER /TT ONNETOR PG R - SOIMM0 R - SOIMM PG PG TT HRGER RUN POWER SW VSUS, VSUS, V_S, V_S +V, +V PG ischarge PG PG 0 ual hannel R 00/0.V uburndale / rrandale

More information

SW9 (14") BLOCK DIAGRAM

SW9 (14) BLOCK DIAGRAM P STK UP L is. & UM SW (") LOK IGRM 0 LYER : TOP LYER : SGN LYER : IN LYER : IN LYER : V LYER : OT RIII-SOIMM PGE RIII-SOIMM PGE RIII 00/0 MT/s MT/s F only RIII 00/0 MT/s MT/s F only PU rrandale nm processor

More information

Model Name: 8I945GMF. Revision 1.0

Model Name: 8I945GMF. Revision 1.0 Model Name: IGMF SHEET TITLE Revision.0 SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

UW3 Block Diagram. XDP Page 31. Page 3~5. Port x3 WWAN. Page 20 Page 16. Page 6~10. SIM Card. Page 20 AUDIO CODEC IDT 92HD79BX

UW3 Block Diagram. XDP Page 31. Page 3~5. Port x3 WWAN. Page 20 Page 16. Page 6~10. SIM Card. Page 20 AUDIO CODEC IDT 92HD79BX P STK UP L LYER : TOP LYER : SGN LYER : IN LYER : IN LYER : V LYER : OT SYSTEM POWER +VPU/+VPU(RT) R SMR_VTERM +.VSMVREF/+.VSUS(RT) PGE PU ORE RT GFX ORE(RT) PGE +.V(RT) PGE +.V(RT) PGE VP.V(RT) PGE PGE

More information

SVT-2 REV : 3C

SVT-2 REV : 3C / ( VRM & VR0 ) MX0 P / ( VRM ) MXETG P / ( VRM & V0R ) MX & F P / ( VM & VM ) MX0ETU PU ORE ( VPUORE ) ISL HRGER MXETI TSURUMI KVT P P P0 ( V & V & VR & VR ) P R II SOIMM0 R II SOIMM VR R_VREF V0R P,0

More information

DC/DC NVDD/+1.2V +3V/+5V +1.05V/+1.8VSUS/+1.8V/+0.9V +1.5V/+2.5V. HOST BUS 533/667 MHz. Page 12,13,14,15 INT_LVDS INT_TVOUT INT_VGA +2.

DC/DC NVDD/+1.2V +3V/+5V +1.05V/+1.8VSUS/+1.8V/+0.9V +1.5V/+2.5V. HOST BUS 533/667 MHz. Page 12,13,14,15 INT_LVDS INT_TVOUT INT_VGA +2. INT@:UM XT@:iscrete V@:M VRM V@:M VRM G@:LN 0 G@:LN G@:LN 0 0.V 0.VSUS.VSUS R-SOIMM Page 0, R-SOIMM Page 0, Parallel-H Page L (odec) & MP Page 0 Multi-ay Head phone Page Internal-MI Page LIN-IN Page Page

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface. S J TXR0 TXR TXR TXR[:0] TXR TXR LK TX[:0] TX0 TX TX0 TX TX TX TX TX TX TX TX TX TX TX TX TX R 0K R 0K J J0 PIV R 0K TXPR R0. H/E0 H/E H/E TXLV TXSO J J HRST HLK HPERR HGNT HISEL HEVSEL HSTOP HTRY HIRY

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

CPU NORTH BRIDGE SOUTH BRIDGE

CPU NORTH BRIDGE SOUTH BRIDGE 0_lock iagram 0_System Setting 0_Power Sequence 0_lock Gen_ISLPR 0_iamondville_US 0_iamondville_PWR 0_N-GMS(HOST) 0_N-GMS(MI) 0_N-GMS(GRPHI) 0_N-GMS(R) _N-GMS(PWR) _N-GMS(PWR) _N-GMS() _S-IHM(PWR) _S-IHM()

More information

Nvidia N12P-GE N12P-GV1 N12P-GV. PCI-Express. Graphics Interfaces PG 15,16,17,18,19,20,21 INT_HDMI INT_CRT INT_LVDS

Nvidia N12P-GE N12P-GV1 N12P-GV. PCI-Express. Graphics Interfaces PG 15,16,17,18,19,20,21 INT_HDMI INT_CRT INT_LVDS KL Intel Huron River Platform with iscrete GFX 0 FN / THERML EM0- RIII-SOIMM PG RIII-SOIMM PG Speaker PG udio Jack (External MI) PG Head-Phone Jack PG ual hannel R /00.V ST - H USeST PG ST - -ROM UIO OE

More information

BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2

BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2 TITL over She_ lock iagram General Spec. hange Lise omponent Size Processor North ridge South ridge lock Synthesizer) Sdram imms PI-x Slot Pci Slot PI-x Slot I onnectors TX Power & ypass P OM, PS, US,

More information

SY3. BlOCK DIAGRAM. Intel. TigerPoint. Intel PineView-M VGA LCD. USB CNN x2. Bluetooth WWAN. Camera

SY3. BlOCK DIAGRAM. Intel. TigerPoint. Intel PineView-M VGA LCD. USB CNN x2. Bluetooth WWAN. Camera SY lok IGRM LOK GEN SLGSPVTR 0 PU Thermal Sensor Intel PineView-M R/G/ VG attery In / & harge MHZ RII SO-IMM Micro-G LVS L Max. G US NN x luetooth SIM Socket WWN US.0 Intel MI x TigerPoint PI-E PI-E ST

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

SCHEM,MBP 15" MLB 12/07/2007. Date TABLE_TABLEOFCONTENTS_HEAD TABLE_TABLEOFCONTENTS_ITEM TABLE_TABLEOFCONTENTS_ITEM. 50 Current Sensing

SCHEM,MBP 15 MLB 12/07/2007. Date TABLE_TABLEOFCONTENTS_HEAD TABLE_TABLEOFCONTENTS_ITEM TABLE_TABLEOFCONTENTS_ITEM. 50 Current Sensing TLE_TLEONTENTS_HE TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM TLE_TLEONTENTS_ITEM

More information

KL9A Intel Huron River Platform with AMD Discrete GFX

KL9A Intel Huron River Platform with AMD Discrete GFX KL Intel Huron River Platform with M iscrete GFX MHz RIII-SOIMM H. RIII-SOIMM H. PG PG ual hannel R /.V R SYSTEM MEMORY PG,,, Sandyridge. rpg FI FIX MI MIX PI-E Graphics Interfaces PI-Express

More information

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE ER_P MIN OR 00.. Tuesday, March 0, 00 TE HNE NO. X0 REV EE TE POWER TE RWER EIN HEK REPONILE IZE= VER: FILE NME: XXXX-XXXXXX-XX P/N XXXXXXXXXXXX INVENTE ER_JM OE IZE O.NUMER REV --00-L X0 X0 HEET . chematic

More information

INTEL Arrandale. ATI Madison. INTEL PCH Ibex Peak-m +3V/+5V +1.05V/+1.8V PG.36. SODIMM1 Max. 4GB HDMI. CPU Core PG.39 VGA Core/+1.

INTEL Arrandale. ATI Madison. INTEL PCH Ibex Peak-m +3V/+5V +1.05V/+1.8V PG.36. SODIMM1 Max. 4GB HDMI. CPU Core PG.39 VGA Core/+1. +V/+V PG. +.V/+.V PG. PU ore PG. VG ore/+.v PG. +.V/+.V PG. +.VTT PG. UM VGORE harger PG. UM IS SYSTEM IGRM SOIMM Max. G PG. SOIMM Max. G PG. M ROM PG. R hannel R hannel INTEL rrandale.mm X.mm pin PG TP

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14 A ISIONS ZONE LTR ESRIPTION ATE APPROVE A INITIAL RELEASE --_0:0 J 0 0 0,,,, AF JP PAR [:0] ON PIV 0 SO LAV EN LK PHYS M LK STAT_A M0 M R R R R R R R 0K J J AR AR[:0] AR AR AR AR0 AR AR[:0] AR AR AR AR0

More information

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL SHEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: IGME TITLE Revision.0 SHEET TITLE OVER SHEET LOK IGRM OM & P MOIFY HISTORY 0 P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI

More information

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M Project Name :IIx Platform : eleron + 0 + Park + IHM PE..... PU... 0_FF. 0...... -IHM.... 0.......... 0....... POWER... 0. ONTENT INEX YTEM LOK IRM POWER IRM & EQUENE Power on equence iagram PU Penryn

More information

Intel ECX Form Factor POC Board Based on Intel 915GM Chipset

Intel ECX Form Factor POC Board Based on Intel 915GM Chipset Intel EX Form Factor PO oard ased on Intel GM hipset TITLE OVER SHEET LOK IGRM PU K- LOK SYNTHESIZER INTEL GM GMH R SO-IMM INTEL FM IH-M IH IE,F,US,FP LVS,ST,FWH,PS/ LN(INTEL QM/ER) SUPER I/O(WHF),F,IO

More information

LZ8 14'' Block Diagram -- Intel Chief River ULV

LZ8 14'' Block Diagram -- Intel Chief River ULV P STK UP L LYER : TOP LYER : SGN LZ '' lock iagram -- Intel hief River ULV 0 LYER : IN LYER : IN LYER : SV LYER : IN LYER : SGN LYER : OT R SO-IMM (ST) Page R SO-IMM (RVS) Page Intel hief River Ivy ridge

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0

More information

UM9 UMA SYSTEM DIAGRAM

UM9 UMA SYSTEM DIAGRAM +V/+V +.V PG. PG. PU ore PG. +.0_PH PG. +.V/+0.V PG. +.0VTT PG. UM VGORE harger PG. PG. LN LNE theros/r 0/00 board P K PG. PG. PG. R hannel PORT FI UM UM SYSTEM IGRM SOIMM Max. G SOIMM Max. G K TP M ROM

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

Lenovo Caucasus 2 (Pine Trail) Block Diagram

Lenovo Caucasus 2 (Pine Trail) Block Diagram VTERM(+.V) VTT(+.V) +.VSUS +.V +VMEM +.V +.V VPU +.V +VS L_.V L_V +V XP Thermal Sensor RT." L TS Panel Lenovo aucasus (Pine Trail) lock iagram RG LVS Pineview Micro-FG X MI VI[:] +/- PU_LK +/- HLK OT_LK

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

L53II0 M/B and Daughter P/N LIST:

L53II0 M/B and Daughter P/N LIST: Model : LII0 P P/N:L00- P P/N:L00- Intel Merom PU + M + IH-M hipset LII0 M/ and aughter P/N LIT: LII0 M/ ffiliated FF/able P/N LIT: P0 INEX P0 YTEM LOK IRM P0 POWER IRM & EQUENE P0 PIO & POWER ONUMPTION

More information

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF. POWER_KEY POWER_OFF US_IN WKEUP H_ET HG_STTUS PLYKEY +VRT VT VUS +VRT LI_.V LI_.V VUS VT VTT VTT VTT +V +V +V +V VTT V +V T uf uf R k R k uf uf R k R k VIN VOUT U XPM U XPM Vbat ON ON ON ON KW ON/OFF KW

More information

MA1 SYSTEM BLOCK DIAGRAM. Intel Dothan/Yonah Processor. 478 ufcpga. VinaFix.com P3,4. FSB 533/400MHz. Alviso-GM GMCH PCI-EXPRESS 82875GM/GME

MA1 SYSTEM BLOCK DIAGRAM. Intel Dothan/Yonah Processor. 478 ufcpga. VinaFix.com P3,4. FSB 533/400MHz. Alviso-GM GMCH PCI-EXPRESS 82875GM/GME M (.V &.VSUS ) P M SYSTEM LOK IGRM 'TL.M S ( VP.V ) S ( VG_ORE ) M ( VPU & VPU) M ( PU_ORE ) TTERY HRGER TTERY SELET ISHRGE TO Port Replicator MI IN JK P H (PT OR ST) V YV H(PT & P ST)/-ROM/US F Line-in

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

PCI-E. Capilano. PCI-Express. Graphics Interfaces PG 16,17,18,19,20,21,22 INT_HDMI INT_CRT INT_LVDS USB2.0. Port 5,6,7 Port 1 Port 3,4 USB2.

PCI-E. Capilano. PCI-Express. Graphics Interfaces PG 16,17,18,19,20,21,22 INT_HDMI INT_CRT INT_LVDS USB2.0. Port 5,6,7 Port 1 Port 3,4 USB2. KL Intel Huron River Platform with iscrete GFX FN / THERML EM- RIII-SOIMM RIII-SOIMM Speaker udio Jack (External MI) PG PG Head-Phone Jack SPIF PG PG ual hannel R /.V ST - H USeST PG ST - -ROM UIO OE L

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

R12 INTEL UMA/DISCRETE SYSTEM DIAGRAM

R12 INTEL UMA/DISCRETE SYSTEM DIAGRAM R INTEL UM/ISRETE SYSTEM IGRM +V/+V PG. +.VTT/+.V PG. PU ore PG. VGore/+.V PG. +.VSUS harger PG. PG. ischarger PG. UM VGORE LN ard reader RTS-GR / PG. PG. LN LN RTSEH / K SOIMM Max. G PG. SOIMM Max. G

More information

SIT REV : 3A

SIT REV : 3A Inverter"WXG VIN(V): W.V: W Power / converter Page 0~ lcok Gen. K0-M PU IS0 / P-M(othan)/eleron IS0 Page / Page V lock iagram SIT RV : 00-0- SVIO Page RT Page lviso-gm R /00 Page //// Page /0 WLN Mini-PI

More information

SVT REV : 3B

SVT REV : 3B Inverter"WXG VIN(V): W.V: W Power / converter Page 0~ lcok Gen. K0-M PU IS0 / P-M(othan)/eleron IS0 Page / Page V lock iagram SVT RV : 00-0- SVIO Page RT Page lviso-gm R /00 Page //// Page /0 WLN Mini-PI

More information

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11 Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &

More information

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND R White R Red _TX_Q_P J 0-0 0 _TX_I_P _TX_I_N _TX_Q_P _TX_Q_N L _TX_I_P _TX_I_N.R -d ttenuator.r.r 00pF_0V JP SM _TX_Q_P _TX_Q_N _TX_Q_P _TX_Q_N GN VV VV VV_TX VV VV VV_TX Modulator L L PowerSupply J POWER

More information

Carrier Board Design Guide

Carrier Board Design Guide arrier oard esign Guide for OM Express Modules (OM.0 R.0) 0.0-000-00 opyright opyright 0-0 VI Technologies Incorporated. ll rights reserved. No part of this document may be reproduced, transmitted, transcribed,

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE -0 Power us and Switches V OR V JK RIK VINT VINT JK

More information

HIgh Voltage chip Analysis Circuit (HIVAC)

HIgh Voltage chip Analysis Circuit (HIVAC) ate: esigner: RWING NO: SLE: SHEET: OF TOP MK HIgh Voltage chip nalysis ircuit (HIV) March H_I_RSEL H_I_RSEL H_I_SEL H_I_ H_I_ H_I_ H_I_SEL H_I_SW H_I_S H_I_S H_I_S H_I_P H_I_P H_I_P H_I_P H_I_PSH H_I_PSL

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

T53S Main BD. R1.2 Block Diagram

T53S Main BD. R1.2 Block Diagram T Main. R. lock iagram LV PE Merom PU LV / ULV PE, F F 00/ MHz LOK EN. ILPRLF-T PE FN Thermal sensor PE 0 RT HMI PE PE M Nvidia NP- M PE 0,,,,,, PE udio L PE,, 0 F PI-E X zalia LP restline PM PE 0,,,,,

More information

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please

More information