SVT-2 REV : 3C

Size: px
Start display at page:

Download "SVT-2 REV : 3C"

Transcription

1 / ( VRM & VR0 ) MX0 P / ( VRM ) MXETG P / ( VRM & V0R ) MX & F P / ( VM & VM ) MX0ETU PU ORE ( VPUORE ) ISL HRGER MXETI TSURUMI KVT P P P0 ( V & V & VR & VR ) P R II SOIMM0 R II SOIMM VR R_VREF V0R P,0 V ( M-Note ) SYSTEM LOK IGRM VR VR0 VPUORE ual hannel R Intel othan/eleron Processor ufpg FS /00MHz VR0 VR VR R_VREF VR lviso GMH GM PG P,,,, X'TL.K MI Interface P, PI-EXPRESS PU LK_Mhz GMH LK_Mhz REFLK_00Mhz PIE MH LK_00Mhz RT X'TL.M TI ( W-Note Only ) VL VP V V VRT L/INV ONN S-VIEO ONN P P P K-GEN K0M IS0 V P PIE IH LK_00Mhz ST IH LK_00Mhz PIE WLN LK_00Mhz LN LK_00Mhz OK LK_00Mhz Full ocking Mini ocking Port Replicator P SVT- REV : PI-E K/MS SPIF LP RJ / RJ US PORT HP / MI VG MINI PI-E WWN R MINI PI-E WLN R OKING P,, ST H/ST V / V VM P0 H udio mplifier N VMUY zalia odec V MIV P P PT Ultra ay O P M. VUX RJ P P US Port 0 ~ (M/) US Port (US oard) VM SES/TTER T0 VM V RTV P P US Finger Printer P0 zalia PMH MSMR000 -T-K VM Touch Pad P X'TL 0M VR V VR VM VR0 RTV IH-M 0FM VM VM cceserometer 0 0 G RENESS HS/F LP P K Matrix P,, TPM TS0 V RTV PI Express PI US P I Thermal Sensor MX/LM FWH 0 V P NS P V VISHY IR TFU0 V P P X'TL.M RIOH R ( PMIa S ) VM V VRM S R P a onn. P0 INT// REQ0 GNT0 P,,0 X'TL M PMI SLOT TYPE I/II P Power Switch R P0 ROOM MF(0/00M) MM(Giga) V VRUX VRUX VUX PIL00ZFE P RJ M/ P P RJ ocking P Internal Stereo Speaker P Headphone Jack P Ext. MI Jack P V V P0 VM P VM V P V P PROJET : V Quanta omputer Inc. Size ocument Number Rev ustom lock iagram ate: Thursday, October 0, 00 Sheet of

2 E [] [] [] [] [] [] HST0# HREQ#0 HREQ# HREQ# HREQ# HREQ# [] [] H#[..] HST# [] [] [] [] [] [] [] E T T0 T T T TI TMS TK TO TRST# PURST# TK 0M# FERR# IGNNE# STPLK# INTR NMI SMI# [] ITPLK_PU_M# [] ITPLK_PU_M H#[..] H#[..] 0M# FERR# IGNNE# STPLK# INTR NMI R0 H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# HST0# HREQ#0 HREQ# HREQ# HREQ# HREQ# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# HST# *./F_ R lose to PU R0 *./F_ ITPLK_PU_M# ITPLK_PU_M TK signal is branched at othan pin PURST# is branched at lviso pin P # U # V # R # V # W # T # W 0# Y # Y # U # # Y # # U ST#0 R REQ0# P REQ# T REQ# P REQ# T REQ# F # # # 0# # E # # # # # E # # F # E 0# F # E ST# 0M# FERR# IGNNE# STPLK# LINT0 LINT SMI# ITPTO U ITP_PURST# R GROUP 0 R GROUP othan_p ITP_TI ITP_TMS ITP_TO PURST# ITP_PREQ# ITP_TK ITP_TRST# ONTROL XTP/ITP SIGNLS THERM H LK TI TMS TK TO TRST# JITP RESET# FO LKN LKP 0 GN0 GN GN GN 0 GN GN *ITP00 S# N NR# L PRI# J EFER# L RY# H SY# M R0# THERM N IERR# INIT# LOK# J RESET# RS0# H RS# K RS# L TRY# M HIT# K HITM# K PM#0 PM# PM# PM# PRY# 0 PREQ# 0 TK TI TO TMS TRST# R# PROHOT# THERM THERM THERMTRIP# ITP_LK ITP_LK0 LK LK0 S# NR# PRI# EFER# RY# SY# HREQ0# IERR# PUINIT# HLOK# PURST# RS#0 RS# RS# HTRY# HIT# HITM# Molex - R 0/F_ R0./F_ R0 *./F_ R0./F_ R0 _ R0./F_ R0 0_ ITP_PM#0 ITP_PM# ITP_PM# ITP_PM# ITP_PRY# ITP_PREQ# ITP_TK ITP_TI ITP_TO ITP_TMS ITP_TRST# R# PU_PROHOT# THERM THERM THRMTRIP# PULK_PU_M# PULK_PU_M 00P_ E E 0 VTT0 VTT VTP R# # PM0# PM# PM# PM# PM# PM# N0 N THERM VR0 ITP_R# PM#0 PM# PM# PM# PM# PM# S# [] NR# [] PRI# [] EFER# [] RY# [] SY# [] E HREQ0# [] THERM [] THERM [] THRMTRIP# [,] VR0 VR0 PUINIT# [] HLOK# [] PURST# [] RS#0 [] RS# [] RS# [] HTRY# [] HIT# [] HITM# [] T T T0 T T VR0 T T T PULK_PU_M# [] PULK_PU_M [] *0.U/0V/XR_ T T T T T T E R0 _ R _ ITP_R# [] [] [] [] [] [] [] [] H#[0..] HSTN0# HSTP0# INV#0 HSTN# HSTP# INV# [] SELPS0_LK [] SELPS_LK T VR0 R K/F_ H#[0..] HSTN0# HSTP0# H#[0..] HSTN# HSTP# T0 T T T0 T0 T H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# PM_PSI# H_GTLREF Layout note: 0." max length. R K/F_ U HYST -OS GN VTEMP V LMIM_XP VSW VSW 0# # # # # # # 0 # 0 # # 0# E # # # E # # STN0# STP0# INV0# H # G # L # M # H 0# F # G # J # M # J # L # N # M # H # N 0# K # K STN# L STP# J INV# E SELPS0_LK SELPS_LK PU front side bus select Step FS 00 SEL 0 0 SEL0 PSI# SEL0 SEL RSV RSV F RSV RSV E RSV R0 K_ U 0 0.U/0V/XR_ GTLREF SHUTOWN# [,,] T GRP 0 T GRP othan_p # Y # # T # U # V # R # R # R 0# # U # V # U # V # Y # # Y STN# W STP# W INV# T T GRP T GRP # # 0# # 0 # # # # E # F # # F0 # E 0# # F # F # F STN# E STP# E INV# 0 OMP0 P OMP P OMP OMP MIS RSV/PRSTP# G PSLP# PWR# PWRGOO E SLP# 0 TEST TEST F 0 0 Step H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# OMP0 OMP OMP OMP PWR# PUPWRG H_TEST H_TEST 00 0 R R R0 R R 0_ R *K_ H#[0..] HSTN# HSTP# H#[0..] HSTN# HSTP# R *K_./F_./F_./F_./F_ THRMTRIP# HSTN# [] HSTP# [] INV# [] OMP0/ : Z0=. Ohm Trace OMP/ : Z0= Ohm Trace HSTN# [] HSTP# [] INV# [] H_PRSTP# [] H_PSLP# [] PWR# [] H_PUSLP# [,] E VR0 SHUTOWN# PUPWRG [] Pin G: N for othan and PRSTP# for Yonah P TESTP test pad for THERMTRIP# on bottom side P TESTP test pad for SHUTOWN# on bottom side PROJET : V Quanta omputer Inc. Size ocument Number Rev ustom othan PU (Host us) ate: Thursday, October 0, 00 Sheet of R 00/F_

3 E E PU_VI0 PU_VI PU_VI PU_VI PU_VI PU_VI TP_V TP_V TP_V TP_VSENSE TP_SENSE PU_VI0 [] PU_VI [] PU_VI [] PU_VI [] PU_VI [] PU_VI [] VPUORE VPUORE VR VR0 VR0 VR0 VPUORE VPUORE VPUORE VPUORE VPUORE VPUORE Size ocument Number Rev ate: Sheet of othan PU (Power) ustom Thursday, October 0, 00 Size ocument Number Rev ate: Sheet of othan PU (Power) ustom Thursday, October 0, 00 Size ocument Number Rev ate: Sheet of othan PU (Power) ustom Thursday, October 0, 00 VP decoupling PU_ORE decoupling 0uF XR 0 /W * pcs VOREP GNP 0 0U/V/EEFSX0XR 0 0U/V/EEFSX0XR 0U/.V/XR_ 0U/.V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0 0U/.V/XR_ 0 0U/.V/XR_ 0 0.U/0V/XR_ 0 0.U/0V/XR_ P TESTP P TESTP 0.U/0V/XR_ 0.U/0V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0 0U/.V/XR_ 0 0U/.V/XR_ 0 0.0U/V/XR_ 0 0.0U/V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ T T R *./F_ R *./F_ 0.U/0V/XR_ 0.U/0V/XR_ 0U/.V/XR_ 0U/.V/XR_ T T E E E E0 E E 0 E E E0 E E F F F F F 0 F F F F F E 0 E 0 E 0 E0 0 E 0 E 0 E E E0 E E F F F F F 0 F F F F F F F G G G 0 G G H H H H J J J J 0 J K K K K K L L L L 0 M M M M M N N N N N 0 P P P P R R R R R T 0 T T T T U U U U V V 0 V V V W W W W W Y Y 0 Y Y U othan_p U othan_p 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0U/.V/XR_ 0U/.V/XR_ Quanta omputer Inc. PROJET : V Quanta omputer Inc. PROJET : V V0 V V V V V V V V V 0 V0 V V V V 0 V V V V V V0 V V V V 0 V V V V V V0 E V E V E V E V E V E V F0 V F V F V F V0 F V F V V 0 V V V V E V E V E V0 E V E V E V F V F0 V F V F V F V G V G V0 H V H V J V J V K V U V V V V V W V W V0 Y V Y V0 F V/RSV V/RSV N V/RSV VP0 0 VP VP VP VP E VP E VP E VP F0 VP F VP F VP0 F VP K VP L VP L VP M VP M VP N VP N VP P VP P VP0 R VP R VP T VP T VP U VQ0 P VQ W VI0 E VI F VI F VI G VI G VI H VSENSE E SENSE F U othan_p U othan_p 0U/.V/XR_ 0U/.V/XR_ T T 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ R *./F_ R *./F_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0 0.U/0V/XR_ 0 0.U/0V/XR_ P TESTP P TESTP 0U/.V/XR_ 0U/.V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0U/.V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0U/.V/XR_ 0U/.V/XR_ 00 0U/.V/XR_ 00 0U/.V/XR_

4 VR0 [] H#[0..] H#[0..] H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# HXROMP HXSOMP HXSWING HYROMP HYSOMP HYSWING E E F H E F E K F J J H F K H H H K K J G H J L K J P L J P L U V R R P T R R U R T T R T V U W U V W W U U Y Y V Y W W Y Y W T L P U H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# HXROMP HXSOMP HXSWING HYROMP HYSOMP HYSWING HOST H# G H# H# E H# H# 0 H# F H# H0# 0 H# E0 H# G0 H# H# E H# F0 H# G H# G H# 0 H# H0# H# H# H# H# F H# G H# E H# H# H# H0# H# F HS# F HST0# HST# E HVREF J HNR# HPRI# REQ0# E HPURST# H0 HSY# HEFER# E HINV#0 H HINV# K HINV# T HINV# U HPWR# G HRY# F HSTN0# G HSTN# K HSTN# R HSTN# V HSTP0# G HSTP# K HSTP# R HSTP# W HERY# F HHIT# HHITM# HLOK# HPREQ# HREQ0# HREQ# HREQ# HREQ# HREQ# HRS0# HRS# HRS# HPUSLP# G HTRY# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# S# HST0# HST# HVREF NR# PRI# HREQ0# PURST# SY# EFER# INV#0 INV# INV# INV# PWR# RY# HSTN0# HSTN# HSTN# HSTN# HSTP0# HSTP# HSTP# HSTP# HIT# HITM# HLOK# HREQ#0 HREQ# HREQ# HREQ# HREQ# RS#0 RS# RS# HPUSLP# HTRY# H#[..] PULK_MH_M# HLKINN PULK_MH_M HLKINP LVISO S# [] HST0# [] HST# [] NR# [] PRI# [] HREQ0# [] PURST# [] SY# [] EFER# [] INV#0 [] INV# [] INV# [] INV# [] PWR# [] RY# [] HSTN0# [] HSTN# [] HSTN# [] HSTN# [] HSTP0# [] HSTP# [] HSTP# [] HSTP# [] HIT# [] HITM# [] HLOK# [] HREQ#0 [] HREQ# [] HREQ# [] HREQ# [] HREQ# [] RS#0 [] RS# [] RS# [] H#[..] [] PULK_MH_M# [] PULK_MH_M [] HTRY# [] T T R 0_ VR0 R 00/F_ R 00/F_ 0.U/0V/XR_ H_PUSLP# [,] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [] [,0] [,0] [,0] [,0] [,0] [,0] [,0] [,0] [,0] [,0] [,0] [,0] Only HW straps FG{:0} and FG [:] are used for Mobile Intel GMS Express hipset. MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP [] LK_SRM0 [] LK_SRM T [] LK_SRM [] LK_SRM T [] LK_SRM0# [] LK_SRM# T0 [] LK_SRM# [] LK_SRM# T0 KE0 KE KE KE SM_S0# SM_S# SM_S# SM_S# T T M_OT0 M_OT M_OT M_OT R_VREF MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP LK_SRM0 M LK_SRM L LK_SRM E LK_SRM J LK_SRM F LK_SRM 0 LK_SRM0# N LK_SRM# K LK_SRM# E0 LK_SRM# J LK_SRM# F LK_SRM# 0 KE0 KE KE KE SM_S0# SM_S# SM_S# SM_S# M_OOMP0 F M_OOMP F M_OT0 M_OT M_OT M_OT M_ROMPN M_ROMPP SMXSLEW SMYSLEW It's point to point, ohm trace, keep as short as possible. Y Y P M H K N M H G P L M N0 K0 K F E E F F0 U MIRXN0 MIRXN MIRXN MIRXN MIRXP0 MIRXP MIRXP MIRXP MITXN0 MITXN MITXN MITXN MITXP0 MITXP MITXP MITXP SM_K0 SM_K SM_K SM_K SM_K SM_K SM_K0# SM_K# SM_K# SM_K# SM_K# SM_K# SM_KE0 SM_KE SM_KE SM_KE SM_S0# SM_S# SM_S# SM_S# SM_OOMP0 SM_OOMP SM_OT0 SM_OT SM_OT SM_OT SMROMPN SMROMPP SMVREF0 SMVREF SMXSLEWIN SMXSLEWOUT SMYSLEWIN SMYSLEWOUT MI R MUXING FG/RSV PM LK N FG0 G FG H FG G FG F FG F FG G FG E FG FG J FG FG0 E FG FG E FG H FG FG H FG J FG H FG G FG G FG0 RSV G RSV G RSV J RSV RSV 0 RSV RSV M_USY# J EXT_TS0# J EXT_TS# H THRMTRIP# F PWROK 0 RSTIN# E REF_LKN REF_LKP REF_SSLKN REF_SSLKP FG0 MH_SEL MH_SEL FG FG FG FG FG FG FG FG0 FG FG FG FG FG FG FG FG FG FG0 M_USY# PM_EXTTS#0 PM_EXTTS# R 0_ R 00/F_ REFLK_M# REFLK_M REFLKSS_00M# REFLKSS_00M TP_N N P TP_N N N TP_N N P TP_N N P TP_N N P TP_N N N TP_N N TP_N N TP_N N TP_N0 N0 TP_N N LVISO R 0K_ T MH_SEL [] MH_SEL [] T T FG [] FG [] T T FG [] T T T T T T FG [] T T T T T a). FG[:] have internal pullup resistors. T FG[:] have internal pulldown resistors. T b). Only HW straps FG{:0} and FG [:] T are used for Mobile Intel GMS Express T hipset. T T.H.LIO 00/0/ T0 VR R 0K_ R 0K_ T T T T T0 T T T T T0 T M_USY# [] THRMTRIP# [,] VR_PWRG [,] PLTRST# [,,,,,,,] REFLK_M# [] REFLK_M [] REFLKSS_00M# [] REFLKSS_00M [] Note : a). REF_LKN, REF_LKP isplay lock Frequency at MHz ( RT,SVO and TVOUT) b). REF_SSLKN, REF_SSLKP isplay lock Frequency (with SS) at,00mhz ( LVS) VR R_VREF VR0 R /F_ HXSWING VR0 R /F_ HYSWING VR0 R0 R./F_./F_ HXSOMP HXROMP E 0 M_OOMP0 M_OOMP R 0./F_ M_ROMPN M_ROMPP 0.U/0V/XR_ 0.U/0V/XR_ R 00/F_ 0 0.U/0V/XR_ R 00/F_ 0.U/0V/XR_ VR0 R R./F_./F_ HYSOMP HYROMP R R 0./F_ 0./F_ Route as short as possible. R 0./F_ VR_PWRG R *K/F_ V PROJET : V Quanta omputer Inc. Size ocument Number Rev ustom lviso Host(/) ate: Thursday, October 0, 00 Sheet of

5 [] N_EILK [] N_EIT PQ SK0 LK.K_ R.K_ R V VR.K_ R T PQ SK0 0 N_VSYN *P/0V/NPO_ N_HSYN *P/0V/NPO_.K_ R _LK _T [] PIE_LK_MH# [] PIE_LK_MH [] N_S-Y/G [] N_S-/R [] N_ [] N_ [] N_ [] N_G [] N_R [] N_VSYN [] N_HSYN [] GMH_PWM [] LON [] ISP_ON PIE_LK_MH# PIE_LK_MH N_S-OMP N_S-Y/G N_S-/R N_ N_ N_ N_G N_R RT_OM# R0 _ VSYN R0 _ HSYN R /F_ REFSET _LK _T R [] N_TXLLKOUT- [] N_TXLLKOUT [] N_TXULKOUT- [] N_TXULKOUT [] N_TXLOUT0- [] N_TXLOUT- [] N_TXLOUT- [] N_TXLOUT0 [] N_TXLOUT [] N_TXLOUT [] N_TXUOUT0- [] N_TXUOUT- [] N_TXUOUT- [] N_TXUOUT0 [] N_TXUOUT [] N_TXUOUT E R 00_ R 00K_ R0 00K_ T T R T T.K/F_ T T0 T.K/F_ H H J E E E 0 0 H G J0 LKLT_TL E F F F F F F 0 UF SVOTRL_T SVOTRL_LK GLKN GLKP TV_ TV_ TV_ TV_REFSET TV_IRTN TV_IRTN TV_IRTN LK T LUE LUE# GREEN GREEN# RE RE# VSYN HSYN REFSET LKLT_TRL LKLT_EN LTL_LK LTL_T L_LK L_T LV_EN LIG LVG LVREFH LVREFL LLKN LLKP LLKN LLKP LTN0 LTN LTN LTP0 LTP LTP LTN0 LTN LTN LTP0 LTP LTP MIS TV VG LVS PI-EXPRESS GRPHIS EXP_OMPI EXP_IOMPO EXP_RXN0 EXP_RXN EXP_RXN EXP_RXN EXP_RXN EXP_RXN EXP_RXN EXP_RXN EXP_RXN EXP_RXN EXP_RXN0 EXP_RXN EXP_RXN EXP_RXN EXP_RXN EXP_RXN EXP_RXP0 EXP_RXP EXP_RXP EXP_RXP EXP_RXP EXP_RXP EXP_RXP EXP_RXP EXP_RXP EXP_RXP EXP_RXP0 EXP_RXP EXP_RXP EXP_RXP EXP_RXP EXP_RXP EXP_TXN0 EXP_TXN EXP_TXN EXP_TXN EXP_TXN EXP_TXN EXP_TXN EXP_TXN EXP_TXN EXP_TXN EXP_TXN0 EXP_TXN EXP_TXN EXP_TXN EXP_TXN EXP_TXN EXP_TXP0 EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP0 EXP_TXP EXP_TXP EXP_TXP EXP_TXP EXP_TXP E0 F G0 H J0 K L0 M N0 P R0 T U0 V W0 Y 0 E F0 G H0 J K0 L M0 N P0 R T0 U V0 W E F G H J K L M N P R T U V W Y E F G H J K L M N P R T U V W EXP_OMP R./F_ VR_PIE.v LVISO Low NO_SM FG R [] [] [] [] FG FG FG FG R0 R R R *.K_.K_.K_ *.K_ FG FG FG FG FG FG FG MIx R II T PU Reverse Lane FS 00 : Reserved 0 : XOR Mode Enabled 0 : ll Z Mode Enabled : Normal Operation MIx R Mobile PU Normal Operation FG : PI-E Graphics Lane Note : If in integrated GFX mode,need to use lane-reversal add-in card since SVO i/f does not support lane reversal. N_R N_G N_ RT_OM# R 0/F_ R 0/F_ R 0/F_ R 0_ N_S-OMP N_S-Y/G N_S-/R E R0 /F_ R 0/F_ R 0/F_ FG FS ynamic OT isabled FS ynamic OT Enabled FG FG NO_SM PUORE=.0V VTT=.0V High PUORE=.V VTT=.V PROJET : V Quanta omputer Inc. Size ocument Number Rev ustom lviso VG/MI (/) ate: Thursday, October 0, 00 Sheet of

6 R M0 R M R M R QS R M R SRS# R M R M R M R M0 R QS R M R M R MWE# R M0 R S# R M R M R M R M R M R SS# R M R M R M R M R S# R M R M R M R M R M R M R M0 R M R M R M R M R M R QS R M R M0 R M R QS# R M R M R M R S0# R M R M R M R M R M R M0 R QS# R M R M R M R M R M R M R M R QS R M R M R QS0 R M R M R M R QS R M R M R M R M R M R M R M R M0 R M R M R M R QS# R M R M R M0 R M R M R M R M R M R M R M R M R QS# R M R M R QS# R QS R QS R M R M R M R M R S0# R M R M R M R M0 R M R M0 R QS# R QS#0 R M R M R M R M R M R M R M R QS0 R M R QS# R M R M R QS# R MWE# R M0 R QS# R M R M R M R M R M R M R M R M R M R QS#0 R M R QS# R M R M R M R M R M0 R M R QS R M R M R M R M R M0 R M R M R M R M R QS R M R M R M R M R M R M R M R SRS# R M R M0 R M R M R M R M R M R M R M R M R S# R M0 R M R M R M R M R M0 R QS# R M R M0 R M0 R S# R QS R M R M R M R QS R QS R M R QS# R M0 R M R QS R M R M R M R M R M R QS R QS# R QS# R SS# R M R M R M R M R M R M R M R M R M0 R M[0..] R M[0..] R M[0..] R QS[0..] R QS#[0..] R M[0..] R QS#[0..] R M[0..] R QS[0..] R M[0..] R M[0..] [] R QS[0..] [] R QS#[0..] [] R M[0..] [] R QS#[0..] [] R QS[0..] [] R M[0..] [] R M[0..] [] R M[0..] [,0] R S0# [,0] R S# [,0] R S# [,0] R SS# [,0] R SRS# [,0] R MWE# [,0] R M[0..] [,0] R S0# [,0] R S# [,0] R S# [,0] R SS# [,0] R SRS# [,0] R MWE# [,0] Size ocument Number Rev ate: Sheet of lviso R(/) ustom Thursday, October 0, 00 Size ocument Number Rev ate: Sheet of lviso R(/) ustom Thursday, October 0, 00 Size ocument Number Rev ate: Sheet of lviso R(/) ustom Thursday, October 0, 00 SQ0 G SQ H SQ L SQ L SQ H SQ J SQ K SQ L SQ M SQ N SQ0 P SQ M SQ M SQ M SQ L SQ M SQ N SQ P SQ N SQ P SQ0 L0 SQ M0 SQ M SQ L SQ P SQ M SQ M SQ M SQ L SQ M SQ0 N SQ P SQ M SQ L SQ L SQ P SQ P SQ P0 SQ L SQ M SQ0 N SQ N SQ N SQ P SQ P SQ M SQ L SQ M SQ K SQ K SQ0 G SQ G SQ L SQ M SQ H SQ G SQ F SQ E SQ SQ SQ0 F SQ F SQ SQ S_S0# K S_S# K S_S# L S_M0 J S_M P S_M L S_M P S_M P S_M P S_M J S_M S_QS0 K S_QS P S_QS N S_QS P S_QS M S_QS M S_QS J S_QS E S_QS0# K S_QS# P S_QS# N0 S_QS# N S_QS# N S_QS# M S_QS# H S_QS# E S_M0 L S_M P S_M P S_M M S_M N S_M M S_M L S_M P0 S_M M S_M L0 S_M0 M S_M N0 S_M M0 S_M M S_S# N S_RS# P S_RVENIN# F S_RVENOUT# F S_WE# P R SYSTEM MEMORY U LVISO R SYSTEM MEMORY U LVISO T T SQ0 E SQ E SQ G SQ G SQ E SQ E SQ F SQ F0 SQ H SQ H SQ0 K SQ G0 SQ G SQ G SQ H SQ J SQ K0 SQ J0 SQ H SQ H SQ0 K SQ H0 SQ H SQ G SQ F SQ G SQ J SQ K SQ H SQ H SQ0 G SQ J SQ G0 SQ G SQ G SQ H SQ H SQ H0 SQ J SQ K SQ0 J SQ K SQ J SQ H SQ K SQ J SQ J SQ K SQ G SQ G SQ0 SQ SQ H SQ G SQ E SQ SQ SQ SQ SQ SQ0 SQ SQ SQ S_S0# J S_S# G S_S# G S_M0 F S_M K S_M K S_M K S_M J0 S_M K S_M E S_M S_QS0 F S_QS K S_QS J S_QS K S_QS M0 S_QS H S_QS F S_QS S_QS0# F S_QS# K S_QS# K S_QS# J S_QS# L0 S_QS# H S_QS# F S_QS# S_M0 H S_M K S_M H S_M J S_M K S_M J S_M K S_M H S_M J0 S_M H0 S_M0 J S_M G S_M G0 S_M G S_S# H S_RS# K S_RVENIN# F S_RVENOUT# F S_WE# H R SYSTEM MEMORY UG LVISO R SYSTEM MEMORY UG LVISO T T Quanta omputer Inc. PROJET : V Quanta omputer Inc. PROJET : V T00 T00 T0 T0

7 VR VR0 E VR0 VR MX :. MX : m MX :m MX : m MX : 0m VR MX : m MX : 0m VR VR MX : 0m VR MX :. VR VR0 VR0 VR0 VR0 VR MX : 0m V E R MX : 0.m *0_ VR MX :. VR MX :. 0.U/0V/XR_ V_GPLL 0 0.U/0V/XR_ VR_PIE E E VR MX : 0m MX : 0m VR_PIE L nh V_RLL L uh VR VR V_GPLL VR_PIE V_RLL 0.U/0V/XR_ 0.U/0V/XR_ 0 0U/0V/XR_ E MX : 0m VR VR 0.U/0V/XR_ 0.U/0V/XR_ 0 0U/.V/XR_ VR VR MX : m VR MX : 0m VR MX : m 0.U/0V/XR_ U/V/XR_ 0.0U/V/XR_ 0.U/0V/YV_ 0.U/0V/XR_ 0.U/0V/XR_ VR 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ L uh_ L 0uH_ R 0_ 0.U/0V/XR_ 0.U/0V/XR_ R 0./F_ 0.U/0V/XR_ 0.0U/V/XR_ 0.0U/V/XR_ 0.U/0V/XR_ 0 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ RV-0 0.U/0V/XR_ 0.0U/V/XR_ 0 0.U/0V/XR_ RV-0 0.U/0V/XR_ 0.U/0V/XR_ 0U/.V/XR_ 00U/.V_ 0U/.V/XR_ 0.U/0V/XR_ 0 0.U/0V/XR_ 0.U/0V/XR_ 0U/V_ 0 0U/.V/XR_ R 0_ L LMS L 0uH_ L LMS 0.U/0V/XR_ 0U/.V/XR_ 0 0.U/0V/XR_ 0.U/0V/XR_ 0.0U/V/XR_ 0.U/0V/XR_ 0U/.V/XR_ L uh_ 0.0U/V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.0U/V/XR_ 0.U/0V/XR_ 0.0U/V/XR_ 0U/V_ G F Y Y Y J L N R U W E F F P F0 E M P 0 E F G H J K L M N P E F G H J K L M N P E E E E E E E0 E E E E E F G H J K L M N P E F G H J K L M N P P H M H G H E F E F _GG V_GG V_GPLL V_GPLL V_GPLL0 VG VG VG VG VG VG VG0 V_SM V_SM V_SM V_SM0 VTX_LVS VTX_LVS VTX_LVS0 VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VHV VHV VHV0 V_LVS V_LVS V_LVS V_LVS0 VQ_TV V_TV _TVG V_TVG V_TV V_TV0 V_TV V_TV0 V_TV V_TV0 VTT VTT0 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 V_SYN H0 V_RT G V_RT E V_RT0 F V_MPLL V_HPLL V_PLL V_PLL VH_MPLL0 VH_MPLL V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 G M N V M N M N M N M N M N M N M N J L M N P R U W Y J0 K0 M0 N0 P0 R0 T0 U0 V0 W0 K L M N P R T U V W K J K K K T V W K U V K0 T0 U0 W0 K K K K J K H K H J K L M N P R T U V G H J K L M N P R T U V J K M N R T 0U/V_ 0.U/0V/XR_ POWER UH LVISO 0.U/0V/XR_ 0.U/0V/XR_ 0 0U/V_ 0U/.V/XR_ 0.U/0V/XR_ L uh L 0U/.V/XR_ 0.U/0V/XR_ 0 0U/.V/XR_ 0 0.U/0V/XR_ 00U/.V_ LMS PROJET : V Quanta omputer Inc. Size ocument Number Rev ustom lviso Power(/) ate: Thursday, October 0, 00 Sheet of

8 VR VR0 VR0 Size ocument Number Rev ate: Sheet of /NTF(/) ustom Thursday, October 0, 00 Size ocument Number Rev ate: Sheet of /NTF(/) ustom Thursday, October 0, 00 Size ocument Number Rev ate: Sheet of /NTF(/) ustom Thursday, October 0, 00 MX :. MX :. MX :. 0 G Y V T P M K H E N 0 L J F E E 0 Y W V U T R P N M L 0 K J H G F E N H 0 L F W V 0 U T R P N M L K J H 0 G F E N J 0 Y L G W V U T 0 R P N M L K J H G F 0 E P0 E Y0 0 M 00 J 0 G W 0 V 0 U 0 P 0 L 0 H 0 G F E W E 0 N L J G F W G E 0 J G J F F H L H 0 J E N F F K0 V0 0 G0 F0 E0 0 0 N G W T J 0 H L U N J F G 0 L K H K N L 0 J G K J F J 0 N L J G F Y H F 0 00 Y0 0 L N 0 H 0 E V 0 T 0 K H L Y P L E N 0 K G V G J E T 0 P L J P L W E N F 0 Y U P L H J 0 N L H E V T P 0 L J G E N L J G 0 Y LVS UE LVISO UE LVISO VTT_NTF0 W VTT_NTF V VTT_NTF U VTT_NTF T VTT_NTF R VTT_NTF P VTT_NTF N VTT_NTF M VTT_NTF L VTT_NTF W VTT_NTF0 V VTT_NTF U VTT_NTF T VTT_NTF R VTT_NTF P VTT_NTF N VTT_NTF M VTT_NTF L VSM_NTF0 VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF0 VSM_NTF VSM_NTF 0 VSM_NTF 0 VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF0 VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF VSM_NTF0 VSM_NTF V_NTF0 W V_NTF V V_NTF U V_NTF T V_NTF R V_NTF P V_NTF N V_NTF M V_NTF L V_NTF W V_NTF0 V V_NTF U V_NTF T V_NTF R V_NTF P V_NTF N V_NTF M V_NTF L V_NTF W V_NTF V V_NTF0 U V_NTF T V_NTF R V_NTF P V_NTF N V_NTF M V_NTF L V_NTF W V_NTF V V_NTF U V_NTF0 T V_NTF R V_NTF P V_NTF N V_NTF M V_NTF L V_NTF W V_NTF V V_NTF U V_NTF T V_NTF0 R V_NTF P V_NTF N V_NTF M V_NTF L V_NTF W V_NTF V V_NTF U V_NTF T V_NTF P V_NTF0 N V_NTF M V_NTF L V_NTF Y0 V_NTF R0 V_NTF P0 V_NTF N0 V_NTF M0 V_NTF L0 V_NTF Y V_NTF0 R V_NTF P V_NTF N V_NTF M V_NTF L V_NTF Y V_NTF R V_NTF P V_NTF N V_NTF M V_NTF0 L V_NTF W V_NTF V V_NTF U V_NTF T V_NTF P V_NTF N V_NTF M V_NTF L _NTF0 _NTF _NTF Y _NTF _NTF _NTF Y _NTF _NTF _NTF Y _NTF _NTF0 _NTF Y _NTF _NTF _NTF Y _NTF _NTF _NTF Y _NTF R _NTF 0 _NTF0 0 _NTF _NTF _NTF _NTF _NTF _NTF _NTF Y _NTF R _NTF _NTF0 _NTF Y _NTF W _NTF V _NTF U _NTF T _NTF R _NTF P _NTF N _NTF M _NTF0 L _NTF _NTF _NTF Y _NTF W _NTF V _NTF U _NTF T _NTF R _NTF P _NTF0 N _NTF M _NTF L _NTF _NTF _NTF Y _NTF W _NTF V _NTF U _NTF T _NTF0 R _NTF P _NTF N _NTF M _NTF L _NTF _NTF Y _NTF _NTF Y NTF U LVISO NTF U LVISO Quanta omputer Inc. PROJET : V Quanta omputer Inc. PROJET : V

9 R_VREF VR N VREF R M0 R M Q0 Q R QS#0 R QS0 QS#0 QS0 R M R M Q Q R M R M Q Q R QS# R QS QS# QS R M0 R M Q0 Q 0 Q Q M0 Q Q Q Q M K0 K0# Q Q VR R M R M R M0 R M R M R M R M R M R M R M R M[0..] [] R M[0..] [] R M[0..] [] R M[0..] [] R_VREF R QS[0..] [] R QS[0..] [] VR VR R QS#[0..] [] R QS#[0..] [] N R M[0..] [,0] R M[0..] [,0] VREF R M R M Q R M R M0 Q0 Q Q R M0 R QS#0 M0 0 R QS0 QS#0 R M QS0 Q R M R M Q R M Q R M Q Q 0 R M R M Q R M Q R M Q M R QS# LK_SRM0 [] LK_SRM [] R QS QS# K0 0 LK_SRM0# [] QS K0# LK_SRM# [] R M0 R M R M Q0 Q R M Q Q 0 0 VR Place these aps near So-imm..U/.V/XR_.U/.V/XR_.U/.V/XR_ VR Place these aps near So-imm. 0.U/0V/XR_.U/.V/XR_ 0.U/0V/XR_ 0.U/0V/XR_.U/.V/XR_ 0.U/0V/XR_ [,0] KE0 [,0] R S# [,0] R S0# [,0] R MWE# [,0] R SS# [,0] SM_S# [,0] M_OT V R M R M R QS# R QS R M R M R M R M R M R M0 R M R M R M R M R M R M R M R M0 R M R M0 R QS# R QS R M R M R M R M R M R M R M R M R M0 R QS# R QS R M R M R M R M R M R M R M SM_T_ SM_LK_ Q Q QS# QS Q Q Q Q M N Q Q KE0 V N _ V V 0 0 V0 0 0/P WE# V S# S# V OT Q Q QS# QS Q Q Q0 Q M Q Q 0 Q Q NTEST 0 QS# QS Q0 Q Q Q M Q Q S SL V(SP) P00 R SRM SO-IMM (00P) 0 Q0 Q N M Q Q Q Q QS# QS 0 Q0 Q KE V V V 0 V RS# S0# V OT0 V N Q Q M Q Q Q Q QS# QS Q Q Q Q K K# M Q Q Q0 Q QS# QS Q Q S0 S FOX S0-MSG-F R M0 R M R M R M R M R M R M R QS# R QS R M R M R M R M R M R M R M R M0 R M R M R M R M R M R M R M R M R QS# R QS R M R M R M R M R M R M R M R M R M0 R QS# R QS R M R M SP RESS 0H R M 0 R M0 R M Q Q0 R M Q Q R QS# R QS QS# N 0 R M QS M R M R M R M Q Q R M Q Q R M 0 R M R M Q Q R M Q Q R M R QS# M QS# R QS N QS 0 R M0 0 R M R M Q Q0 R M Q Q KE [,0] [,0] KE KE0 KE 0 KE [,0] V V N [,0] R S# _ R M V V R M R M 0 R M R M R M R M V V R M R M R M R M 00 0 R M R M0 V0 V 0 R S# [,0] 0 0/P 0 R S# [,0] R SRS# [,0] [,0] R S0# 0 0 RS# 0 R SRS# [,0] SM_S0# [,0] [,0] R MWE# 0 WE# S0# 0 SM_S# [,0] V V M_OT0 [,0] [,0] R SS# S# OT0 M_OT [,0] R M [,0] SM_S# S# V V [,0] M_OT OT N 0 R M0 R M R M Q Q R M Q Q R QS# R M R QS QS# M 0 QS R M R M Q R M R M Q Q Q R M R M Q 0 R M R M Q0 Q Q R QS# R M QS# R QS M QS R M 0 R M R M Q Q R M Q Q R M0 0 R M R M Q Q R M Q Q 0 LK_SRM [] NTEST K LK_SRM [] LK_SRM# [] LK_SRM# [] R QS# 0 K# R QS QS# R M QS M 0 R M R M R M Q0 Q R M Q Q R M R M R M Q Q0 0 R M0 Q Q R M R QS# M QS# R QS R M QS R M Q 0 R M Q Q R M SM_T_ Q [,] SM_T_ SM_LK_ S [,] SM_LK_ SL S0 R 0K_ V V V(SP) S 00 0 PEG PEG 0 P00 R SRM SO-IMM (00P) FOX S0-MSG-F SP RESS H R_VREF 0.U/0V/XR_ VR Place these aps near So-imm..U/.V/XR_ VR 0.U/0V/XR_ R_VREF 0 0.U/0V/XR_.U/.V/XR_ Place these aps near So-imm. No Vias etween the Trace of PIN to P..U/.V/XR_ Place these aps near So-imm. 0.U/0V/XR_.U/.V/XR_.U/.V/XR_ 0.U/0V/XR_.U/.V/XR_ 0.U/0V/XR_.U/.V/XR_ Place these aps near So-imm. No Vias etween the Trace of PIN to P. LOK 0, KE 0, LOK, KE, PROJET : V Quanta omputer Inc. Size ocument Number Rev ustom System RM Expansion (00P-R_SOIMM X )(/) ate: Thursday, October 0, 00 Sheet of

10 RII UL HNNEL,. RII HNNEL RII HNNEL R M[0..] [,] R M[0..] [,] V0R V0R 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ Layout note: Place one cap close to every pullup resistors terminated to SMR_VTERM [,] R SRS# R M R SRS# R M R M R M R M RP X_ RP X_ RP X_ V0R [,] R S# R M0 R M R M R M R M RP X_ RP0 X_ RP X_ V0R [,] R S0# R M R M R M0 R M R M R M R M RP X_ RP X_ RP0 X_ RP X_ V0R [,] [,] KE R S# R M R M R M R M R M R M RP X_ RP X_ RP X_ RP X_ V0R [,] V0R R S# [,] R SRS# R M0 RP X_ R M RP X_ R M [,] R MWE# RP [,] KE X_ RP [,] R SS# X_ [,] R MWE# R M0 [,] R SS# RP X_ V0R [,] R S0# RP X_ [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] [,] SM_S0# M_OT0 SM_S# M_OT SM_S# M_OT SM_S# M_OT KE KE0 R S# R M RP X_ RP X_ RP X_ RP0 X_ RP X_ RP X_ V0R Size ocument Number Rev ustom R RES.RRY(/) ate: Thursday, October 0, 00 Sheet 0 of PROJET : V Quanta omputer Inc.

11 V PLE T LEST P FOR EH V PINS L0 LKV LMP00S 0U/.V/XR_ 0U/.V/XR_ 0.0U/0V/XR_ 0.0U/0V/XR_ 0.0U/V/XR_ 0 0.0U/V/XR_ SEL0 SEL PU front side bus select FS FS FS PU SR PI R._ 0.0U/0V/XR_ V R._ 0U/.V/XR_ VREF V 0.0U/0V/XR_ R0 R *._ 0_ V *0U/.V/XR_ *0.0U/0V/XR_ Install for pin VMIS LKV 0U/.V/XR_ 0 0U/.V/XR_ V L LMP00S 0.0U/V/XR_ 0.0U/0V/XR_ 0.0U/0V/XR_ 0.0U/0V/XR_ 0 0 [] USLK_M G_FS_ E E R _ G_FS_ G_FS_ R.K_ R_G_FS_ NI for pin R 0_ R0 U 0K_ VREF VPI VPI V US_MHZ / FS_ 0 FS_ / TEST_MOE FS_ / TEST_SEL VST 0 VSR VSR VPU V PULK0 PULK0# RHLK_PU RHLK_PU# RP X_ PULK_PU_M [] PULK_PU_M# [] Install for pin PULK PULK# 0 RHLK_MH RHLK_MH# RP0 X_ PULK_MH_M [] PULK_MH_M# [] V [] [] [,] [,] [] [] PI_STP# PU_STP# SM_LK_ [,] SM_T_ [] LK_ENLE# PILK_FR_IHM_M [] LPLK_H_M [] LPLK_RYPT_M [] LPLK_G_M [] PILK M [] LPLK_FWH_M [] LPLK_SES_M [] [] [] LPLK_SIO_M REFLK_M REFLK_M# IHM_M SIO_M PI_STP# PU_STP# SM_LK_ SM_T_ R _ R._ R._ R._ R._ R 0_ R._ R./F_ E E E E RP R R V Y X_./F_./F_.MHZ pf 0PPM P/0V/0G_ R0 0K_ VR0 R_G_XOUT R *K_ PKLK_H_TPM PILK_PMH_RIOH PILK_FWH_SES LPLK_SIO_M_R G_FS_ R_PI_STP# PILK_FR_IHM_M_R P/0V/0G_ VR0 M_REF LK_ENLE# G_XIN G_XOUT R_OT R_OT# 00SS 00SS# R 0_ G_FS_ R K_ [] SELPS_LK MH_SEL [] R 0_ G_FS_ R K_ [] SELPS0_LK MH_SEL [] R *0K_ R R *0_ *0_ R R *K_ R *0_.K_ IREF R /F_ R *K_ Iref=m, Ioh=*Iref R *K_ 0 0 PI_STOP# PU_STOP# SMLK SMT VTT_PWRG# / P PILK_F0 / ITP_EN PILK0 PILK PILK PILK OT_MHZ OT_MHZ# OT_00SS OT_00SS# REF X X IREF *IS0 GN GNSS GNST GNSR GNSR U U R0 R R R R SRLK / PULKT_ITP SRLK# / PULK_ITP IS0 GNPU GNREF GNPI GNPI GN lock Generator pin 0 NO_SM 0uF 0.0uF. ohm NO_SM 0 ohm NO_SM NO_SM SR0 SR0# OE0# SR SR# OE# SR SR# OE# SR SR# OE# 0 SR_ST SR_ST# EXTP SR SR# SR SR# OE# SR SR# SR SR# SR0 SR0# 0 pin NO_SM 0 NO_SM NO_SM NO_SM 0 ohm NO_SM 0 ohm NO_SM SR SR# OE# OE# SR SR SR# T T0 T T T0 _LKREQ# R *K_ R K_ R K_ R0 *K_ R *K_ RHLK_ITP RHLK_ITP# RSR_OK RSR_OK# RREFSSLK RREFSSLK# RSR_WLN RSR_WLN# RPI_STP# RSR_ST RSR_ST# RSR_IH RSR_IH# RSR_MH RSR_MH# RSR_GE RSR_GE# RP RP RP E 0 RP X_ NI for pin R 0_ RP RP RP RP PULK_PU_M R PULK_PU_M# R PULK_MH_M R PULK_MH_M# R ITPLK_PU_M R0 ITPLK_PU_M# R PIE_LK_MH R PIE_LK_MH# R REFLKSS_00M R REFLKSS_00M# R PIE_LK_IHM R PIE_LK_IHM# R ST_LK_IHM R ST_LK_IHM# R PIE_LK_OK R PIE_LK_OK# R REFLK_M R REFLK_M# R PIE_LK_WLN PIE_LK_WLN# R0 R *X_ X_ X_ PI_STP# X_ X_ X_ ITPLK_PU_M [] ITPLK_PU_M# [] PIE_LK_OK [] PIE_LK_OK# [] _LKREQ# [] V REFLKSS_00M [] REFLKSS_00M# [] PIE_LK_WLN [] PIE_LK_WLN# [] ST_LK_IHM [] ST_LK_IHM# [] PIE_LK_IHM [] PIE_LK_IHM# [] PIE_LK_MH [] PIE_LK_MH# [] RSR_GE_R RSR_GE_R# X_ RP 0X_ R R./F_./F_ E./F_./F_./F_./F_ *./F_ *./F_./F_./F_./F_./F_./F_./F_./F_./F_./F_./F_./F_./F_./F_./F_ R 0K_ E R 0K_ E LKREQ_WLN# [] PIE_LK_GE [] PIE_LK_GE# [] G_FS_ G_FS_ R_G_FS_ R_PI_STP# PU_STP# SM_LK_ SM_T_ LK_ENLE# PILK_FR_IHM_M_R PKLK_H_TPM PILK_PMH_RIOH PILK_FWH_SES LPLK_SIO_M_R R_OT R_OT# 00SS# M_REF G_XIN G_XOUT IREF U 0 0 V LKV VREF US_MHZ / FS_ FS_ / TEST_MOE FS_ / TEST_SEL VPI PU_STOP# SMLK SMT GN VREF 0 GNSR GNSR 0 VPI V VTT_PWRG# / P PILK_F0 / ITP_EN PILK0 PILK PILK PILK OT_MHZ OT_MHZ# OE# REF X X IREF VSR VSR 0 VSR VPU GNPU GNREF LKV VMIS PULK0 PULK0# PULK PULK# RHLK_PU RHLK_PU# RHLK_MH RHLK_MH# RHLK_ITP RHLK_ITP# RSR_OK RSR_OK# _LKREQ# SR SR# OE# RREFSSLK RREFSSLK# OE# RSR_WLN RSR_WLN# LKREQ_WLN# RPI_STP# RSR_ST RSR_ST# RSR_IH RSR_IH# RSR_MH RSR_MH# RSR_GE RSR_GE# PROJET : V Quanta omputer Inc. Size ocument Number Rev ustom LOK GENERTOR ate: Thursday, October 0, 00 Sheet of SRLK / PULKT_ITP SRLK# / PULK_ITP IS0 GNPI GNPI SR0 SR0# OE0# SR SR# OE# SR SR# OE# SR SR# OE# PI_STOP# EXTP SR SR# SR SR# OE# SR SR# SR SR# SR0 SR0# 0 IS0

12 <LNK PGE> PROJET : V Quanta omputer Inc. Size ocument Number Rev ustom <LNK PGE> ate: Thursday, October 0, 00 Sheet of

13 <LNK PGE> PROJET : V Quanta omputer Inc. Size ocument Number Rev ustom <LNK PGE> ate: Thursday, October 0, 00 Sheet of

14 L ONNETOR VP 0.0U/V/XR_ 0.U/V/XR_ U/V/XR_ VL 0.0U/0V/YV_ 0.U/0V/XR_ U/0V/YV_ VM_F VM F 0.00NR(0._00) 0.0U/V/XR_ [] N_EILK [] N_EIT [] N_TXLOUT0- [] N_TXLOUT0 [] N_TXLOUT- [] N_TXLOUT [] N_TXLOUT- [] N_TXLOUT [] N_TXUOUT- [] N_TXUOUT [] N_TXULKOUT- [] N_TXULKOUT VM [] N_TXLLKOUT- [] N_TXLLKOUT [] N_TXUOUT0- [] N_TXUOUT0 [] N_TXUOUT- [] N_TXUOUT R *0_ LI_GN VP V N_EILK N_EIT N_TXLOUT0- N_TXLOUT0 N_TXLOUT- N_TXLOUT N_TXLOUT- N_TXLOUT N_TXLLKOUT- N_TXLLKOUT N_TXUOUT0- N_TXUOUT0 N_TXUOUT- N_TXUOUT N_TXUOUT- N_TXUOUT N_TXULKOUT- N_TXULKOUT Thinklight R 00_ N N LONN N L I N GN N GN GPIO_T VP _ON 0 VP OEXISTENE_ VP L -_PRESENE VP OEXISTENE_ VP VM VP USP 0 V USP- EI_LK GN EI_T -LE_PWR GN -LE_ TXOUT_L0N -LE_SEURITY 0 TXOUT_L0P -LE_PSLOK GN -LE_NUMLOK TXOUT_LN LI_SW TXOUT_LP LI -LE_SUS GN -LE_FUEL0 0 TXOUT_LN -LE_FUEL TXOUT_LP -LE_RIVE GN -LE_WWN TXLK_LN -LE_WLN TXLK_LP GN 0 GN GN TXOUT_U0N Inverter GN TXOUT_U0P VL GN VL TXOUT_UN VL 0 TXOUT_UP GN GN VP TXOUT_UN PNEL_KLT_TRL TXOUT_UP KLIGHT_ON GN WIRELESS_GRNP 0 TXLK_UN VM TXLK_UP RESERVE GN RESERVE Q_pin RESERVE VM Hotaru RESERVE 0 L_PRESENE# GPIO_T _ON _PRESENE# VM_F LEPWR# _LE# SEURITY_LE# LEPSLOK# LENUMLOK# LI_SWITH LESUS# LEFUEL0# LEFUEL# LERIVE# LE_WLN# VL KLIGHT_ON WIRELESS_GRNP VM_F L_PRESENE# [] GPIO_T [] _ON [] WIFI_USY [] _PRESENE# [] T_USY [] USP [] USP- [] LEPWR# [] LI_SWITH [] LESUS# [] LEFUEL0# [] LEFUEL# [] LERIVE# [] LE_WWN# [] LE_WLN# [] GMH_PWM [] KLIGHT_ON [] R 00_ VP V E 0 L_PRESENE# GPIO_T _ON _PRESENE# LEPWR# LEPSLOK# LENUMLOK# LI_SWITH LESUS# LEFUEL0# LEFUEL# LERIVE# LE_WLN# N_EILK N_EIT 0 000P_ 000P_ 000P_ 000P_ 000P_ 000P_ 000P_ 000P_ 000P_ 000P_ 000P_ 000P_ 000P_ 000P_ 000P_ IM_L_ONN [] ISP_ON R 0_ PNEL_POWER_ON [] LEPSLOK# Q TEE LEPSLOK [] VINT E E 0 LENUMLOK# VM VP F 00.NR(_0) VL Thinklight Q TEE K_LIGHT_ON [] Q TEE LENUMLOK [] F 000.NR(_00) Q SIV/FN E R _ RS-0 Q SI0Y R 0K_ RS-0 SEURITY_LE# [] VP_RV R0 *0_ N_TXLLKOUT- N_TXLLKOUT For EMI *P_ *P_ Q TEE SEURITY_LE [] [] VL_RV 0.U/0V/XR_ E R 0K_ R 0_ 0.0U/0V/XR_ R 0K LE# N_TXULKOUT- N_TXULKOUT For EMI *P_ *P_ Q TEE _LE [] VP R *K_ KLIGHT_ON PROJET : V Quanta omputer Inc. Size ocument Number Rev ustom L/TVOUT ate: Thursday, October 0, 00 Sheet of

15 E E VRT E RT PORT F MINISM0 V 0 VRT V_SFE JVG_RE JVG_GRN JVG_LU Zo(Trace impedance) of RE/GRN/LU must meet 0.0U/V/XR_ 0.U/V/XR_ Intel RT routing topology of design guide. 0.0U/V/XR_ L L RF 0.U/V/XR_ *0U *0U *0U Zo=0ohm Zo=ohm 0_ K0LL00 JVG_RE JVG_R L L Zo=0ohm Zo=ohm 0_ K0LL00 RT_ONN VRT VRT JVG_GRN JVG_G L L Zo=0ohm Zo=ohm 0_ K0LL00 JVG_LU JVG_ N RTVS_INT# RTHS_INT# T R0 R0 R *0U *0U 0/F_ 0/F_ 0/F_ T JVG_N VRT VRT 0 V VRT RS U/V/XR_ 0 LK_I T_I R R R R *0U *0U.K_.K_ Q.K_.K_ [] N_ T_I T_I [] Q SS 0 *0P/0V/0G_ *0P/0V/0G_ *0P/0V/0G_ 0 *0P/0V/0G_ *0P/0V/0G_ *0P/0V/0G_ 0P/0V/0G_ 0P/0V/0G_ 0P/0V/0G_ [] N_ LK_I LK_I [] RTHS_INT R _ SS RTHS_INT# L0 JVG_HS K0HS0 RTVS_INT R _ RTVS_INT# L JVG_VS K0HS0 E 0P/0V/0G_ 0P/0V/0G_ 0P/0V/0G_ 0 0P/0V/0G_ L Zo=0ohm JVG_RE K0HS0 IN_ OM N_R [] [] OK_RE Zo=ohm PR_RE# IN_0 L Zo=0ohm V GN K0HS0 Zo=ohm NSPX PR_GRN# 0.U/V/XR_ [] OK_GRN U E OK_TTHE_# L V SEL Zo=0ohm K0HS0 Zo=ohm JVG_GRN PR_LU# IN_ OM [] OK_LU N_G [] IN_0 GN IN_0 Zo(Trace impedance) of PR_RE#/PR_GRN#/PR_LU# must GN meet Intel RT routing topology of design guide. NSPX V VRT R 0K_ U 0.U/V/XR_ OE V N_HSYN [] R _ RTHS_INT OE [] OK_HSYN N_VSYN [] R _ RTVS_INT Y [] OK_VSYN Y GN.P/0V/0G_.P/0V/0G_.P/0V/0G_ To port - replicator.r.t *0P/0V/0G_ *0P/0V/0G_ *0P/0V/0G_ R 0/F_ R 0/F_ R 0/F_ 0P/0V/0G_ 0P/0V/0G_ 0.U/V/XR_ 0.U/V/XR_ JVG_LU V U V IN_ SEL V NSPX U V SEL TWTFU OM OK_TTHE_# OK_TTHE_# N_ [] OK_TTHE_# [] E E PROJET : V Quanta omputer Inc. Size ocument Number Rev ustom RT PORT ate: Thursday, October 0, 00 Sheet of E

16 0 P/0V/0G_ [,,,,,,,] E 0 Y.Khz.k E EPSON 0PPM/.PF M0 PLTRST# [] [] [] [] [] [] [] [] [] PILK_FR_IHM_M [] [] [] [] [] [] [] [] [] [] [] [] RTV NMI 0M# FERR# IGNNE# INTR PUINIT# KR# KG0 [0..] V [] PME# [] PILK_FR_IHM_M [,,] PIRST# [,,,,] LKRUN# P[0..] PS# PS# P0 P P PIOR# PIOW# PIORY IRQ PREQ PK# [] FERR# [0..] Reserve buffer for PLTRST# because of driving issue For T SWP Y? R 0M_ *0P/0V/0G_ P/0V/0G_ R 0_ E U R *TSH0FU PLTRST#_R LK_KX LK_KX RTRST# M_ SM_INTRUER# R0 _ Y RTX Y RTX U0 RTRST# INTRUER# INTVRMEN F NMI F 0M# F FERR# G IGNNE# G INTR F INIT# RIN# F 0GTE E 0 E F F E F E 0 H J K K L G 0 H H H M K K L 0 K P PILK_FR_IHM_M PME# G R _ PIRST#_R PILK R PLTRST#_R PIRST# R LKRUN# PLTRST# F LKRUN#/GPIO P0 P 0 F P F P P E P P P P E P F P0 P 0 P P E P G P P[0..] PS# PS# S# E P0 S# P 0 P PIOR# E PIOW# IOR# R _ F IOW# F IRQ IORY IEIRQ PK# REQ K# IE RT PI LP L0 L/F L/F L/F LRQ0# LRQ#/GPI LFRME# PUPWRG/GPO INIT_V# THRMTRIP# PU SMI# STPLK# PUSLP# PSLP#/TP[] PRSTP#/TP[] ST -/ ZLI /E0# /E# /E# /E# FRME# IRY# TRY# EVSEL# STOP# PR SERR# PERR# PLOK# REQ0# REQ# REQ# REQ# REQ#/GPI0 REQ#/GPI REQ#/GPI0 GNT0# GNT# GNT# GNT# GNT#/GPO GNT#/GPO GNT#/GPO PIRQ# PIRQ# PIRQ# PIRQ# PIRQE#/GPI PIRQF#/GPI PIRQG#/GPI PIRQH#/GPI STLE# ST0_RXN ST0_RXP ST0_TXN ST0_TXP ST_RXN ST_RXP ST_TXN ST_TXP ST_LKN ST_LKP STRIS# STRIS Z_IT_LK Z_SYN Z_RST# Z_SIN0 Z_SIN Z_SIN Z_SO P N N N N P P G E E G E E E J H G G J J J E G E L M F E F E F N L M L M E G F F G G F THERMTRIP#_IH FRME# IRY# TRY# EVSEL# STOP# SERR# PERR# PLOK# REQ0# REQ# REQ# REQ# REQ# H_TT# REQ# GNT# GNT# GNT# GNT# INT# INT# INT# INT# INTE# INTF# INTG# INTH# ST_RXN0_ ST_RXP0_ ST_TXN0_ ST_TXP0_ ST_TXN ST_TXP STIS 0 Z_LK_M_R Z_SYN_I_R 0 Z_RST_I#_R F F0 0 R *0_ Z_SOUT_I_R LP_0 [,,,,] LP_ [,,,,] LP_ [,,,,] LP_ [,,,,] LP_REQ0# [] LP_FRME# [,,,,] PUPWRG [] FWH_INIT# [] SMI# [] STPLK# [] H_PUSLP# [,] H_PSLP# [] H_PRSTP# [] /E0# [] /E# [] /E# [] /E# [] FRME# [] IRY# [] TRY# [] EVSEL# [] STOP# [] PR [] SERR# [] PERR# [] REQ0# [] H_TT# [0] GNT0# [] T0 T T FWH_TL# [] T0 FWH_WP# [] INT# [] INT# [] INT# [] SPH# [] 0.0U/V/XR_ 0.0U/V/XR_ 0 0.0U/V/XR_ 0.0U/V/XR_ T T R ST_LK_IHM# [] ST_LK_IHM []./F_ Place within 00mils of IH ball R _ Z_LK_I R _ R _ Z_SIN0 Z_SIN Z_SIN R0 _ R _ VR0 PRSTP# ). Stuff for othan Stepping. ). No stuff for othan Stepping. T.H.LIO 00/0/0 PUSLP# ). onnected between othan and IH for othan Stepping. ). onnected between othan and lviso for othan Stepping. T.H.LIO 00/0/0 E 0 R _ istance between the IH- M and cap on the "P" signal should be identical distance between the IH- M and cap on the "N" signal for same pair. ST_RXN0 [0] ST_RXP0 [0] ST_TXN0 [0] ST_TXP0 [0] THRMTRIP# [,] 0 0P/0V/NPO_ Z_LK_I [] Z_SYN_I [] Z_RST_I# [] Z_SIN0 [] Z_SIN [] T0 Z_SOUT_I [] E E 0 PI Pullups FRME# IRY# TRY# EVSEL# STOP# PERR# SERR# LKRUN# PLOK# REQ0# REQ# REQ# REQ# REQ# H_TT# REQ# INT# INT# INT# INT# INTE# INTF# INTG# INTH# IRQ FERR# P P P P PS# PIOW# P0 P P P P0 PK# P P P PIOR# P P PS# P P P0 P Z_RST_I#_R Z_LK_I Z_SIN0 Z_SIN Z_SIN R R R R0 R R0 R R R R0 R R R0 R0 R R R R R R R0 R0 R0 R R0.K_.K_.K_.K_.K_.K_.K_.K_ RN 00KX RN 00KX RN0 00KX R R R00 R E 0.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_.K_ 00K_.K_ R0 _ RN RN 0K_ 00KX 00KX RN 00KX R V VR0 VMUY *K_ *K_ *K_ *K_ *K_ IH-M R0 _ Z_LK_M [] R _ R _ R0 _ Z_SYN_M [] Z_RST_M# [] Z_SOUT_M [] Size ocument Number Rev ustom IH (/) PROJET : V Quanta omputer Inc. ate: Thursday, October 0, 00 Sheet of

17 US distribution US0 US US US US US US US US Port US Port US Port ocking luetooth Finger print N/ MINI PI-E ard E 0 U0 [] USP0 USP0P USPP 0 USP [] [] USP0- USP0N USPN 0 USP- [] [] US_SYSTEM_O0# O0# O# US_SYSTEM_O# [] [] USP USPP USPP USP [] [] USP- USPN US USPN USP- [] [] US_SYSTEM_O# O# O# [] USP USPP USPP USP [0] [] USP- E USPN USPN USP- [0] O#/GPI O#/GPI0 [] USP USPP USPP USP [] [] USP- USP- [] O# USPN USPN O# O#/GPI O#/GPI USLK_M USRIS USRIS R./F_ [] USLK_M LK USRIS# E 0 Place within 00mils of IH- MH_SYN# THRM# STGP STGP _PRESENE# IRQSER R R R0 R00 R R V 0K_ 0K_ 00K_ 00K_ 00K_.K_ PIE distribution PIE0 Enthernet ontroller PIE N/ PIE ocking PIE MINI PI-E ard [] [] [] [] [] [] [] [] MI_RXN0 MI_RXP0 MI_TXN0 MI_TXP0 MI_RXN MI_RXP MI_TXN MI_TXP [] PIE_LK_IHM# [] PIE_LK_IHM T T R R V V U U MI0_RXN MI0_RXP MI0_TXN MI0_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_LKN MI_LKP MI MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_ZOMP MI_IROMP Y Y W W F F MI_ZOMP MI_RXN [] MI_RXP [] MI_TXN [] MI_TXP [] MI_RXN [] MI_RXP [] MI_TXN [] MI_TXP [] R./F_ Place within 00mils of IH- VR SMLINK0 R SMLINK R SM_LINK_LERT# R SMLERT# R O# R PIE_WKE# R RI# R ITP_R# R VM 0K_ 0K_ 0K_ 0K_ 0K_ K_ 0K_ 0K_ [] PIE_GE_RXN [] PIE_GE_RXP [] PIE_GE_TXN [] PIE_GE_TXP [] PIE_WWN_RXN [] PIE_WWN_RXP [] PIE_WWN_TXN [] PIE_WWN_TXP [] [] SM_LK SM_T 0.U/0V/XR_ PIE_TXN0_ 0.U/0V/XR_ PIE_TXP0_ 0.U/0V/XR_ PIE_TXN_ 0.U/0V/XR_ PIE_TXP_ SMLERT# H H G G K K J J Y W W HSIN0 HSIP0 HSON0 HSOP0 HSIN HSIP HSON HSOP SMLK SMT SMLERT#/GPI PI-EXPRESS SM&SMI HSIN HSIP HSON HSOP HSIN HSIP HSON HSOP SMLINK0 SMLINK LINKLERET# M M L L P P N N W U Y PIE_TXN_ PIE_TXP_ PIE_TXN_ PIE_TXP_ SMLINK0 SMLINK SM_LINK_LERT# 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ PIE_OK_RXN [] PIE_OK_RXP [] PIE_OK_TXN [] PIE_OK_TXP [] PIE_WLN_RXN [] PIE_WLN_RXP [] PIE_WLN_TXN [] PIE_WLN_TXP [] GPIO PRSLPVR STGP R 0_ R0 R R0 GPO *0K_ 00K_ 0K_ USLK_M 0 *0P/0V/0G_ E [,] THRM# [,,,,] PWRG [] PRSLPVR [] TLOW# [] PWRSW_H# [,,0,] MPWRG [,] VR_PWRG [] M_USY# [,,] SUS_STT# [,,] SUSLK_K [] IHM_M [] IH_SPKR [] _PRESENE# [] HWKE# [] HSI# RI# THRM# PWRG PRSLPVR _PRESENE# PLNR_I0 GPO : STRXN : STRXP : STRXN : STRXP PLNR_I T 0 E0 V U Y F W V E0 F E R M R 0 V F F G RI# THRM# PWROK PRSLPVR/TP PM TLOW#/TP0 PWRTN# RSMRST# VRMPWRG M_USY#/GPIO SUS_STT#/LPP# SUSLK LK SPKR GPI GPI MIS&GPIO GPI GPI GPO GPO GPO GPIO EE_S EE_SHLK EE_OUT EE_IN RSV RSV RSV RSV RSV IH-M LN RESERVE SLP_S# SLP_S# SLP_S# LN_RST# SYS_RESET# WKE# MH_SYN# STP_PI#/GPO STP_PU#/GPO0 SERIRQ GPIO ST0GP/GPIO GPIO GPIO STGP/GPIO STGP/GPIO0 STGP/GPIO GPIO GPIO LN_RX0 LN_RX LN_RX LN_TX0 LN_TX LN_TX LN_LK LN_RSTSYN RSV RSV RSV RSV T T T V U U G 0 P F R T E F G F0 E E E F F G U IHLNRST# ITP_R# PIE_WKE# MH_SYN# IRQSER GPIO PLNR_W/M# EX_PWR_TRL EX_UX_TRL STGP STGP STGP PLNR_I PLNR_I PLNR_I [:0] IH_SLP_S# [] IH_SLP_S# [] T ITP_R# [] PIE_WKE# [,,,] T PI_STP# [] PU_STP# [,] IRQSER [,,,,] T T0 T T Value indicator SV SIV SIVPI LKRUN SIT SVT- ( Panasonic mplifier ) SVT ( Maxim mplifier ) SVT- ( GE LK Modify ) IHLNRST# R High (pull-up) GFX_EXT/INT# MPWRG PLNR_I0 PLNR_I PLNR_I PLNR_I PLNR_W/M# GFX_EXT/INT# PLTRST# [,,,,,,,] Low (pull-down) PLNR_W/M# W-note M-note GFX_EXT/INT# TI external graphics Intel internal graphics R R0 R R R0 R R R *00K_ E 0 E 0 E 0K_ *0K_ *0K_ 0K_ 0K_ 00K_ *0_ *0_ E R R R R R R0 *00K_ 00K_ 00K_ *00K_ *00K_ *00K_ GFX_EXT/INT# [] PROJET : V Quanta omputer Inc. VM V Size ocument Number Rev ustom IH (/) ate: Thursday, October 0, 00 Sheet of

18 .V_PIE 0U/0V/XR_ V V VM VM VR VRM 0.U/0V/XR_ RF R 0_ 0U/0V/XR_ R 0_ 0.U/0V/XR_ RF R 0_ R 0_ R 0_ R 0_ R0 0_ R0 0_ R 0_ R0 0_ VR_ST R 0_ R 0_ 0.U/0V/XR_ U/V/XR_ 0 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ VR_ORE VR_US VR_ST VR_LN VR_STPLL VR_USPLL VRM_IH VR L MLZ0R0PT_UH R _ 0.U/0V/XR_ U/V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ VR 0.U/0V/XR_ 0.U/0V/XR_ 0 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.0U/V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ VREF_IHM L MPZ0S0 VREF_SUS_IHM 0 0.U/0V/XR_ VR_ST V VR_STPLL V VM.V_PIE F F F G G G G H H J J K K L L M M N N N N N P P P P R R T T U U V V W W Y Y E E F G E E F G E E G0 F G G U V V W Y F G G U0 V V V V V V V V V V 0 V V V V V V V V V V 0 V V V V V V V V V V 0 V V V V V V V V V V 0 V V V V V V V V 0 V V V V V V V V V V 0 V V V V V V V V V V V V V V V V V 0 V V V V V V V V V V 0 V VSUS V VSUS V VSUS V V V V 0 V V V V V V 0 V V V V V V V V V V V V V V 0 V V V V V V V V VREF VMIPLL VREF V VREF_SUS VSTPLL V VUSPLL VSUS 0 VLN_/VSUS VLN_/VSUS VRT VLN_/VSUS VLN_/VSUS VLN_/VSUS VSUS VLN_/VSUS VSUS VSUS V_PU_IO VSUS V_PU_IO VSUS V_PU_IO VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS VSUS 0 VSUS VSUS VSUS VSUS VSUS IH-M 0 L L L L L M M P P T T U U U U U F E H H J L L M P G G G 0 G R U G E0 E E E E F0 G0 P F G0 G G E F F G G VR_ORE _V_PI V _V_IH V VRM_IH VR_US 0.0U/V/XR_ VR VREF_IHM VREF_SUS_IHM VR_USPLL VM RTV VR_LN VR0 0 0.U/0V/XR_ 0.0U/V/XR_ 0.U/0V/XR_ RTV 0 0.U/0V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0.0U/V/XR_ 0.U/0V/XR_ 0.U/0V/XR_ 0 0.U/0V/XR_ 0.U/0V/XR_ P/0V/NPO_ 0.U/0V/XR_ 0.U/0V/XR_ 0.0U/V/XR_ P/0V/NPO_ 0.U/0V/XR_ VRM_IH VR0 VR_LN 0.0U/V/XR_ P/0V/NPO_ 0.U/0V/XR_ 0.U/0V/XR_ VR_ORE V V 0.0U/V/XR_ 0.0U/V/XR_ 0.U/0V/XR_ 0.0U/V/XR_ 0.0U/V/XR_ VR_USPLL VR_STPLL VR 0.0U/V/XR_ 0.0U/V/XR_ 0.0U/V/XR_ VM E0 E E E E E E E F F0 F F F F G G G G G0 G G G E E E E E F F F F U G 0 G 0 G 00 G 0 G 0 H 0 H 0 H 0 J 0 J 0 J 0 J 0 K 00 K 0 K 0 K 0 K 0 L 0 L 0 L 0 L 0 L 0 M 0 M GN M M M M M M M N N 0 N N N N N N N P P P 0 P P P R R R R R R R 0 R R R R T T T T T T 0 T T T T U U U U U V 0 V V V W W W W W Y Y 0 Y Y E IH-M PROJET : V Quanta omputer Inc. Size ocument Number Rev ustom IH (/) ate: Thursday, October 0, 00 Sheet of

19 E VRT E R0 0_ VRT_R RT VM R R0S-0 K_ R0S-0 RTV R 0K_ U/V/XR_ RTRST# [] T RT-T *000P_ U/V/XR_ E 0 E 0 / hange T to be Tyco "0-" and use cable-type coin battery [] FWH_INIT# [,,,,,,,] PLTRST# [] LPLK_FWH_M V R R R R R LI0 LI LI LI FWH_INIT# PLTRST# LPLK_G_FWH_M FWH_WP# FWH_TL# FWH_0 FWH_ FWH_ FWH_ FWH_FRME# FWH_WP# [] FWH_TL# [] V LP_0 [,,,,] LP_ [,,,,] LP_ [,,,,] LP_ [,,,,] LP_FRME# [,,,,] TP_P# 00K_ 00K_ 00K_ 00K_ *00K_ R 00K_ INIT# RST# LK RFU RFU RFU RFU RFU FGPI0 FGPI FGPI TP_P# FGPI FGPI U I0 I I I GN 0 GN 0 GN VPP V 0 V V WP# TL# 0 FWH0 FWH FWH FWH FWH N N N N N N N N I 0U/0V/YV_ 0.0U/V/XR_ 0.0U/V/XR_ TSSOP 0 E PROJET : V Quanta omputer Inc. Size ocument Number Rev ustom FWH, RT TTERY ate: Thursday, October 0, 00 Sheet of E

20 N N N GN TXP TXN GN RXN RXP GN E V ST_TXP0 [] ST_TXN0 [] ST_RXN0 [] ST_RXP0 [] 0 0U/0V/YV_ *0.0U/V/XR_ V.V.V.V 0 GN GN GN V V V GN RSV GN V 0 V V N Serial T E V E 0 H_TT# [] R *0_ E 0U/0V/XR_ 0U/0V/XR_ 0U/0V/XR_ 0U/0V/XR_ *0.0U/V/XR_ V E 0 NER ST conn. PROJET : V Quanta omputer Inc. Size ocument Number Rev ustom ST H ONN ate: Thursday, October 0, 00 Sheet 0 of

21 O ONNETOR VMUY VMUY _L and _R have to be routed in parallel [,] SP_OK# [] SP_Y# SS00 VMUY Q TEE [] [] [] [] [] [] [] ULTR MUTE [] UL UR [] [] GN P [] UY_RST# P P P P0 P 0 P P P P P P P P P P[0..] P0 0 P[0..] PREQ [] P[0..] PIOR# [] PIOW# PIORY PIORY UY_IRQ 0 PK# [] P P0 P [] PS# PS# [] 0 Q Y_TTH# Y_TTH# [] SK0 Y_IS_H Y_IS_H [] 0 N VMUY 0U/0V/YV_ 0.0U/V/XR_ 0.0U/V/XR_ PMF00NE V U [] IRQ UY_IRQ R _ Near ultrabay conn V GN OE NSZPX UY_QSW_EN# [] NO_EVIE OPTIL H Y_TTH# H L L Y_IS_H on't care L H VMUY PIORY R.K_ VM Y_TTH# Y_IS_H R R K_ K_ PROJET : V Quanta omputer Inc. Size ocument Number Rev ustom Y I/F ONN ate: Thursday, October 0, 00 Sheet of

22 US port(straddle type) *. ommon mode choke coil : TK M0-00 (reserved) Place these resistors as the chole coil are also placed on the same pads of these two 0ohm resistors (00size). PG0000 ES diode and 0U cap should close to US conn [] [] USP0- USP0 R 0_ L *M0-00-P R 0_ USP_0- USP_0 GN IO IO U0 *SRV0- US_PWR_ 0 0.U/V/YV_ 0.U/V/YV_ 0U/0V_ US- N0 US_ONN_straddle hange to TI solution (TPS0 TPS0 power switch) 00//0 Thunder E NER US ONN. IO IO V VM E Sanyo 0TP0ML VM 0.U/V/YV_ US_PWR_S U [] [] USP- USP R 0_ L *M0-00-P R 0_ USP_- USP_ US_PWR_ 0.U/V/YV_ 0.U/V/YV_ 0U/0V_ Sanyo 0TP0ML US- N US_ONN_straddle [] US_ON US_ON VM US_ON GN OUT IN OUT IN OUT EN O# TPS0GNR 0.U/V/YV_ U GN O# IN OUT EN OUT EN O# TPS0GNR R K_ VM US_SYSTEM_O# [] R K_ VM US_SYSTEM_O0# [] US_PWR_ US_PWR_ US_SYSTEM_O# [] R K_ VM E 0 US_PWR_S US- US racket [] YLE Q TEE VM 00_ R [] Y_UNLOK# [] [] [] [] N_S-Y/G N_S-/R USP- USP 0 0 N 0 0.U/V/YV_ 0.U/V/YV_ -00G E N0 US bracket PROJET : V Quanta omputer Inc. Size ocument Number Rev ustom US Ports ate: Thursday, October 0, 00 Sheet of

23 [,,] _ON _ON VM U/0V/XR_ U VIN VOUT VEN YPSS GN LPIM-. GN 0.0U/V/XR_ U/0V/XR_ 0 0U/0V/XR_ MIV 0 0U/0V/XR_ R00.K_ U/0V/XR_ [] UL _UIO_L [] R.K_ U/0V/XR_ [] UR _UIO_R [] R.K/F_ U/0V/XR_ [] GN _G [] R0 0K/F_ R 0K_ R0 0K_ PLE UNER H GN R 0_ 0.0U/V/XR_ 0U/0V/XR_ 0U/0V/XR_ VM *000P/0V/XR_ *0.U/0V/XR_ L LMGSN VM 0.U/0V/XR_ 0.0U/V/XR_ GN *P/0V/NPO_ PLE NER PIN& 0 R 0_.U/0V/YV_ *.U/0V/YV_ 0.U/0V/XR_ *0.U/0V/XR_ V MIV U/0V/XR_ 0.U/0V/XR_ *0.U/0V/XR_ *0.U/0V/XR_ GN Z_RST_I# R *K_ E [] SPIF_OUT [] SPIF_RTN [] Z_SYN_I [] Z_LK_I [] Z_SOUT_I [] Z_SIN0 [] Z_RST_I# [] EQ_YPSS V R0 R Z_RST_I# E R _ R 0_ E 00K_ *0_ E 0 0 E U/0V/XR_ GN hange to test point U V V 0 R 0 ITLK SYN IT-LK R SIN ST-OUT ST-IN RESET# R K_ GPIO T GPIO T N T MI_IS_ R 0_ GPIO0_JS GPIO/JS0 R K_ U_ T N T N T0 EP R.K_ SPIF_OUT VREF 0 mils MI_IS_ VREF_FILT T MI_IS_ T 0 MI_IS_F 0.U/0V/XR_ *P/0V/NPO_ V V -L -R 0 PORT-_L PORT-_R PORT-E_L PORT-E_R PORT-F_L PORT-F_R PORT-_L PORT-_R SENSE_/SR_ PEEP PORT-_L PORT-_R SENSE_/SR_ PORT-_L PORT-_R MONO-O -GN N N 0 HJSTZ 0 mils _G GN 0 mils 0 mils T0 T T T T T MIV _UIO_L _UIO_R 0 mils R 0_ 0 mils U/0V/XR_ 0 mils 0 mils R 0_ 0 mils U/0V/XR_ R.K_ MIV R *0_ INT_MI_EN T 0 mils 0 mils T T T T T R 0_ R 0_ R hange to test point hange to test point.k_ 0 mils 0 mils *0P/0V/XR_ *0P/0V/XR_ GN GN MI_M [] INT_MI_EN [] L_OUT [] R_OUT [] E E E GN PROJET : V Quanta omputer Inc. Size ocument Number Rev UIO H OE ustom ate: Thursday, October 0, 00 Sheet of

24 MIV MIV R.K_ R.K_ VREF 0 mils R E *_ E R K_ R K_ 0 mils VREF [,] 0 U/0V/XR_ GN 0U/0V/XR_ L0 NER 0 0.U/0V/XR_ VREF R0 K_ MIV GN K0HS0 GN [] [] [] MI_JK_ MI_JK_ MI_JK_ MI_JK_ MI_JK_ MI_JK_ L K0HS0 0 mils 0 mils L 0 mils MI_JK_L 0 mils R 0_ 00P/0V/NPO_ 000P/0V/XR_ MMZ00Y NER EXT MI ONN R 0_ 0 mils 0 0.U/0V/XR_ MI_JK_R 0 mils E R 0K_ NER U GN R _ 00P/0V/NPO_ GN 0 mils R_U R - -SHN GN R 0 U MX0.K_ K_ U_ 0P/0V/XR_ R 00_ R 0.U/0V/XR_.K_ GN MI_M MI_M [] OK_MIIN_TT# [] GN FG [] [] U/V/XR_ GN 0 mils OK_MI_IN_L OK_MI_IN_R 0 mils E 0 R K_ R *0K_ E 0 GN.K_ VREF E 0 R0 K_ R0 0 mils 0 mils 0 mils R 0K_ 0.U/0V/XR_ 0.U/0V/XR_ R MIV - -SHN GN 0.U/0V/XR_ U MX0 K_ 0P/0V/XR_ GN R 00_ MI_M U_ MIV R K_ Q0 TEE GN 000P/0V/XR_ GN MIV R 0K_ E GN MIV 00 0U/0V/XR_ 0.U/0V/XR_ PROJET : V Quanta omputer Inc. GN Size ocument Number Rev ustom UIO_HP_MI ate: Thursday, October 0, 00 Sheet of

25 [,] VREF MIV E NER UIO RE R *00_ R.K/F_ R.K/F_ E 0U/0V/XR_ U/0V/XR_ [] [] HP_L_OUT HP_R_OUT R.K_ L K0HM0 R GN FG 0_ L MMZ00Y 0 mils 0 mils L MMZ00Y R.K_ 0 000P/0V/XR_ 000P/0V/XR_ NER INT MI GN GN NER EXT MI ONN. 0 00P/0V/NPO_ L MI_JK_ [] MI_JK_ 0 mils N MMZ00Y MI_JK_ [] MI_JK_ 0 mils INT_MI_IRET MI_JK_ [] MI_JK_ 0 mils INT_MI_EN R *0_ [] INT_MI_EN WM_PT 000P/0V/XR_ *00P/0V/NPO_ GN MI NER UIO RE GN GN 0 mils 0 mils 0 VM R L HEPHONE 0K_ MMZ00Y 0 L_N L MMZ00Y N FG GN FG VM R.K_ E OK_HPOUT_TT# [] Q0_ [] EQ_YPSS TEE Q0 R 0_ 0 0.0U/V/XR_ GN [] HP_JK_IN VM R NER H 00K_ Q TEE 000P/0V/XR_ GN R 0_ 0.0U/V/XR_ FG GN GN PROJET : V Quanta omputer Inc. Size ocument Number Rev ustom MI_MP ate: Thursday, October 0, 00 Sheet of

26 E VM U/0V/XR_ LOSE TO 0U/0V/XR_ PIN [] ULTR MUTE [] [] R_OUT L_OUT [] UIO_VOLUME VM GN R K_ [,] R 0_ R K_ 0 mils 0 mils 0 U/0V/XR_ U/0V/XR_ 0 mils 0 mils 0 mils R K_ 0 mils INPUT_R INPUT_L EVR_TL V _UIO_R [] _G [] _UIO_L [] LINEOUT_R 0 LINEOUT_L HP_OUT_R HP_OUT_L 0 GN HP_R_OUT [] HP_L_OUT [] [] SPK_MUTE# 0 SP_IN_R R0 K_ 0.U/0V/XR_ R./F_ SPK_MUTE 0.U/0V/XR_ OK_HP_OUT_R [] SP_IN_L R K_ R./F_ R0 K_ OK_HP_OUT_L [] [] MUTE# STNY VREF_IN N N 0 P/0V/NPO_ P/0V/NPO_ HP_JK_IN N N N GN VREF 0 VREF N R0 K_ U/0V/XR_ P/0V/NPO_ 0U/0V/XR_ SWITH_ SWITH_ N-VF GN GN GN GN U SWITH_- SWITH_- SWITH_- SWITH_- SWITH_- 0U/0V/XR_ T T T T 0U/0V/XR_ R R./F_./F_ GN GN VM [] [] [] PI_SPKR H_SPKR IH_SPKR R 0.U/0V/XR_ R R 00P/0V/XR_ K_ K_ K_ R 0K_ 0.U/0V/XR_ 0 U/0V/XR_ GN VM 0.U/0V/XR_ 0.U/0V/XR_ R 0K_ U EEP_IN ETET_ON MP_OUT ETET_IN OFFSET_HPR OFFSET_HPL N-VF V_SP_R V_SP_L GN_SP_R GN_SP_L GN U/0V/XR_ SP_OUT_R SP_OUT_R SP_OUT_L SP_OUT_L SP_OUTL SP_OUTL- SP_OUTR SP_OUTR- SP_OUT_R- SP_OUT_R- SP_OUT_L- SP_OUT_L- VREF_SP ETET_P GN lose to U/0V/XR_ Pin& 0 mils SP_OUTR 0 mils SP_OUTL 0.U/0V/XR_ GN 0U/0V/XR_ P/0V/NPO_ 0 mils 0 mils 0 mils 0 mils 0 P/0V/NPO_ P/0V/NPO_ P/0V/NPO_ P/0V/NPO_ GN Place near speaker amplifier 0 mils SP_OUTR- 0 mils SP_OUTL- 000P/0V/XR_ 000P/0V/XR_ 000P/0V/XR_ 000P/0V/XR_ GN Place near speaker connector N SPK_0- PROJET : V Quanta omputer Inc. Size ocument Number Rev ustom UIO HP MP N ate: Thursday, October 0, 00 Sheet of E

SVT REV : 3B

SVT REV : 3B Inverter"WXG VIN(V): W.V: W Power / converter Page 0~ lcok Gen. K0-M PU IS0 / P-M(othan)/eleron IS0 Page / Page V lock iagram SVT RV : 00-0- SVIO Page RT Page lviso-gm R /00 Page //// Page /0 WLN Mini-PI

More information

SIT REV : 3A

SIT REV : 3A Inverter"WXG VIN(V): W.V: W Power / converter Page 0~ lcok Gen. K0-M PU IS0 / P-M(othan)/eleron IS0 Page / Page V lock iagram SIT RV : 00-0- SVIO Page RT Page lviso-gm R /00 Page //// Page /0 WLN Mini-PI

More information

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031 MOEL REV HNGE LIST Model Page T/ M OR FROM TO T/ M TM00 TM00 PGE --- Enable LKM from clokc generator for the PLL circuit of, and disable the ocsillator circuit of PI PLL. PGE --- Remove H/W shutdown circuit

More information

MODEL REV CHANGE LIST ZL9. Preliminary Release

MODEL REV CHANGE LIST ZL9. Preliminary Release E MOEL REV HNGE LIST ZL Preliminary Release Page : dd.pf for Signal quanlity Page : dd R0 0om for UM. Page : seprate STLE# for IE interrupt. Page :add R 0ohm for M-T. Page : enlarge H,H to mm for VG sink

More information

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23 E-UM ESIGN VER : RUN POWER SW PG /TT ONNETOR TT HRGER PG PG othan ( Micro-FPG) PG, / V_SR VSUS PG PU VR PG LOKS PG R-SOIMM PG, R-SOIMM PG, MHZ R I FS MHZ lviso GM/GML PG PG,,,0, LVS TVOUT VG Panel onnector

More information

Centrino DOTHAN CELEROM-M. Page : 3, 4 PCIE. HOST BUS 533MHz HOST BUS 400MHz ALVISO 1257 BGA LVDS RGB TVOUT. Page : 5 ~ 8 DMI I/F PCIE ICH6-M 609 BGA

Centrino DOTHAN CELEROM-M. Page : 3, 4 PCIE. HOST BUS 533MHz HOST BUS 400MHz ALVISO 1257 BGA LVDS RGB TVOUT. Page : 5 ~ 8 DMI I/F PCIE ICH6-M 609 BGA V /.V / V Page :.V /.V Page :.V /.V /.V Page : PU ORE Page :.V Page : TTERY HRGER Page : TTERY SELET Page : VPU V_LWYS V V V_S VSUS VSUS.VSUS.V.V MVREF_M SMR_VTERM.V_S.V GP_V (.V).VT VTT V_ORE VG_ORE.V_VG

More information

othan RJ lock iagram PIN (micro F-PG) P,,, w, w inch XG, SXG+ / MHz VI M/M LVS L P LVS lviso GM/PM RII / UNUFFERE RII SOIMM P Hyper memory P,, R/G/ RT PIE Lanes P R/G/ PIN (micro FG) P,,, RII / UNUFFERE

More information

MA1 SYSTEM BLOCK DIAGRAM. Intel Dothan/Yonah Processor. 478 ufcpga. VinaFix.com P3,4. FSB 533/400MHz. Alviso-GM GMCH PCI-EXPRESS 82875GM/GME

MA1 SYSTEM BLOCK DIAGRAM. Intel Dothan/Yonah Processor. 478 ufcpga. VinaFix.com P3,4. FSB 533/400MHz. Alviso-GM GMCH PCI-EXPRESS 82875GM/GME M (.V &.VSUS ) P M SYSTEM LOK IGRM 'TL.M S ( VP.V ) S ( VG_ORE ) M ( VPU & VPU) M ( PU_ORE ) TTERY HRGER TTERY SELET ISHRGE TO Port Replicator MI IN JK P H (PT OR ST) V YV H(PT & P ST)/-ROM/US F Line-in

More information

ZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga

ZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga TVOUT TFT L Panel." WSXG+ X'TL M VI RT luetooth US US P P P P P amera Module(.M) P in ardreader (SMS ) P US US Port x US0~ P VI TVout LVS VG Media-ay O/nd H/nd attery P X'TL.MHZ lock Generator H IS0GLF

More information

Model Name: 8I945GMF. Revision 1.0

Model Name: 8I945GMF. Revision 1.0 Model Name: IGMF SHEET TITLE Revision.0 SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT

More information

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL SHEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: IGME TITLE Revision.0 SHEET TITLE OVER SHEET LOK IGRM OM & P MOIFY HISTORY 0 P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI

More information

Intel ECX Form Factor POC Board Based on Intel 915GM Chipset

Intel ECX Form Factor POC Board Based on Intel 915GM Chipset Intel EX Form Factor PO oard ased on Intel GM hipset TITLE OVER SHEET LOK IGRM PU K- LOK SYNTHESIZER INTEL GM GMH R SO-IMM INTEL FM IH-M IH IE,F,US,FP LVS,ST,FWH,PS/ LN(INTEL QM/ER) SUPER I/O(WHF),F,IO

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

FP7 (CULV) BLOCK DIAGRAM

FP7 (CULV) BLOCK DIAGRAM FP (ULV) LOK IGRM P STK UP 0 L HI TOP GN IN IN V OT PU SU00 eleron FS /00/0 P (G) 0W PGE,, PU THERML SENSOR PGE LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# LK_PIE_VG,LK_PIE_VG#.MHz LOK GEN RTMN-0-V-GRT PGE RIII-on

More information

ZH2 Block Diagram. Yonah/Merom INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 533/667 MHz SDVO CALISTOGA-GM 1466 FCBGA TVOUT RGB. Page : 6 ~ 11 DMI I/F

ZH2 Block Diagram. Yonah/Merom INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 533/667 MHz SDVO CALISTOGA-GM 1466 FCBGA TVOUT RGB. Page : 6 ~ 11 DMI I/F LOK GEN IS0G V /.V / 0V Page :.V / 0.V /.V Page :.V /.0V Page : Page : Page : Page : PU ORE TTERY HRGER HOST MHz/MHz PI-E 00MHz VG MHz US MHz PI MHz REF MHz VPU V_PU V_S V_S VSUS VSUS V V 0V.VSUS.V 0.VSUS

More information

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V

More information

BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2

BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2 TITL over She_ lock iagram General Spec. hange Lise omponent Size Processor North ridge South ridge lock Synthesizer) Sdram imms PI-x Slot Pci Slot PI-x Slot I onnectors TX Power & ypass P OM, PS, US,

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14 A ISIONS ZONE LTR ESRIPTION ATE APPROVE A INITIAL RELEASE --_0:0 J 0 0 0,,,, AF JP PAR [:0] ON PIV 0 SO LAV EN LK PHYS M LK STAT_A M0 M R R R R R R R 0K J J AR AR[:0] AR AR AR AR0 AR AR[:0] AR AR AR AR0

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0

More information

QUANTA COMPUTER INC.

QUANTA COMPUTER INC. QUNT OMPUTER IN. PGE ontent PGE ontent 0 0 0 T PGE OVER T LOK IGRM NW/PS (HOST US) NW/PS (POWER/N) MH (Host bus) MH (GP bus & HU I/F) GMH (PWR & GN) GMH R- & R- IH-M(PU,PI,IE) IH-M (US,HU,LP) IH-M(POWER&GN)

More information

CPU Thermal Sensor GMT781-1 EXT.CLOCK GEN ICS954226AG-T. 533 MHZ Memory Dual channel DDR II CHANNEL A DDR II CHANNEL B 1X PCI-E<PORT1> 2.

CPU Thermal Sensor GMT781-1 EXT.CLOCK GEN ICS954226AG-T. 533 MHZ Memory Dual channel DDR II CHANNEL A DDR II CHANNEL B 1X PCI-E<PORT1> 2. NRL lok IGRM PU YONH/MERON eleron u-fpg PIN PU Thermal Sensor GMT- EXT.LOK GEN ISG-T attery In / & harge FS RT x -SU -Pin L " Square XG RT Hx LVS MHZ N LISTOG GML R II HNNEL R II HNNEL MHZ MHZ Memory ual

More information

SHELBY-INTEGRATED CLOCKS ICS PG 17. sdvo SI1362 PG 18 USB2.0 (P5,P6) USB2.0 (P3,P4) USB2.0 (P7) 1394 CONN PG 25 USB2.

SHELBY-INTEGRATED CLOCKS ICS PG 17. sdvo SI1362 PG 18 USB2.0 (P5,P6) USB2.0 (P3,P4) USB2.0 (P7) 1394 CONN PG 25 USB2. IMVP- PU VR PG RUN POWER SW PG UIO ST00 PG, / +V_SR +VSUS PG /TT ONNETOR TT SELETOR TT HRGER POWER / R-SOIMM PG, R-SOIMM PG, ST - H PG Internal Media ay -ROM PG S/PIF to OK PG udio Jacks PG RJ to OK PG

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

ZG5 NB Block Diagram

ZG5 NB Block Diagram VTERM(+0.V) VTT(+.0V) +.VSUS +.V +.VSUS +.V +.V VPU +.V +.VSUS L_.V L_V +V RT P." panel P LVS ZG N lock iagram iamondville VORE:+. ~ +0. VP:+.0V V:+.V or +.V FS GMS P, HOST P R P LVS, MI, R LK P POWER

More information

SY3. BlOCK DIAGRAM. Intel. TigerPoint. Intel PineView-M VGA LCD. USB CNN x2. Bluetooth WWAN. Camera

SY3. BlOCK DIAGRAM. Intel. TigerPoint. Intel PineView-M VGA LCD. USB CNN x2. Bluetooth WWAN. Camera SY lok IGRM LOK GEN SLGSPVTR 0 PU Thermal Sensor Intel PineView-M R/G/ VG attery In / & harge MHZ RII SO-IMM Micro-G LVS L Max. G US NN x luetooth SIM Socket WWN US.0 Intel MI x TigerPoint PI-E PI-E ST

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

VIA Apollo ProMedia Board Schematics

VIA Apollo ProMedia Board Schematics VI pollo ProMedia oard Schematics 0TF TITLE SHEET No. OVER SHEET SOKET 0 PROESSOR, NORTH RIGE VT0/, SOUTH RIGE VT/, LOK SYNTHESIZER GTL+ US N PULL UP RESISTORS SRM IMM SLOTS / 0 PI SLOT & PI SLOT PI SLOT

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

P STK UP LYER : TOP LYER : SGN LYER : IN PU ORE ISL Li / lock iagram PU Penryn PU THERML SENSOR.MHz 0 LYER : IN LYER : V LYER : OT P (upg)/w LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# REFLK,REFLK# REFSSLK,REFSSLK#

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

DC/DC NVDD/+1.2V +3V/+5V +1.05V/+1.8VSUS/+1.8V/+0.9V +1.5V/+2.5V. HOST BUS 533/667 MHz. Page 12,13,14,15 INT_LVDS INT_TVOUT INT_VGA +2.

DC/DC NVDD/+1.2V +3V/+5V +1.05V/+1.8VSUS/+1.8V/+0.9V +1.5V/+2.5V. HOST BUS 533/667 MHz. Page 12,13,14,15 INT_LVDS INT_TVOUT INT_VGA +2. INT@:UM XT@:iscrete V@:M VRM V@:M VRM G@:LN 0 G@:LN G@:LN 0 0.V 0.VSUS.VSUS R-SOIMM Page 0, R-SOIMM Page 0, Parallel-H Page L (odec) & MP Page 0 Multi-ay Head phone Page Internal-MI Page LIN-IN Page Page

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

S Note-3 Block Diagram

S Note-3 Block Diagram Jan. ' Keyboard Light Thermal ensor MX99 LM I us / M us TML TRFN LIN OUT Int. MI MI IN RJ ONN Mus UNUFFR On-oard R OIMM x,,,, H 9 -PIN R OIMM UNUFFR R OIMM ocket, OP MP MX9 9 O 9,, Modem/luetooth U U lock

More information

REV MODEL CHANGE LIST FIRST RELEASE

REV MODEL CHANGE LIST FIRST RELEASE MOEL NT M/ REV FIRST RELESE HNGE LIST PGE: hange OREVTT power good circuit for ORE V Sequence. PGE,: dd PU PROHOT IRUT (Throttle) at battery only. PGE: ecause system.v will change to.v for support.v VRM

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

TE1 Block Diagram. Intel. Merom (35W) FSB(667/800MHZ) Page 18 CRT. PCI-E 16X Lan. Crestline GM 533/ 667 MHZ DDR II. Page 5,7,8,9,10,11.

TE1 Block Diagram. Intel. Merom (35W) FSB(667/800MHZ) Page 18 CRT. PCI-E 16X Lan. Crestline GM 533/ 667 MHZ DDR II. Page 5,7,8,9,10,11. P STK UP TE lock iagram LYER : TOP LYER : S LYER : IN LYER : V LYER : IN LYER : IN LYER : S LYER : OT V_ORE HMI Page LE PNEL Page HMI RT Page 0 Transmitter Sil Page L PNEL Page LE river I Page zalia SVO

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s A g la di ou s F. L. 462 E l ec tr on ic D ev el op me nt A i ng er A.W.S. 371 C. A. M. A l ex an de r 236 A d mi ni st ra ti on R. H. (M rs ) A n dr ew s P. V. 326 O p ti ca l Tr an sm is si on A p ps

More information

Cover Sheet. Block Diagram DDR SLOT DDR TERMINATOR AGP SLOT PCI SLOTS LAN CONTROLLER

Cover Sheet. Block Diagram DDR SLOT DDR TERMINATOR AGP SLOT PCI SLOTS LAN CONTROLLER over Sheet lock iagram MIN LOK EN & R LOK UFFER MS- VERSION: SIS / HIPSET Willamette/Northwood pin mp- Processor Schematics mp- INTEL PU Sockets SIS / NORTH RIE R SLOT R TERMINTOR - - SIS SOUTH RIE - PU:

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

H-LCD700 Service Manual

H-LCD700 Service Manual H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug

More information

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2 --00_: RV;E,F,G,H,J,K,L,M,N,P,R V;H,H,J,J,K,K,L,L,M,M,N,N,P,P V;,,,,,,,E,E,F,F,G,G SMOE MOE S EXP EXP EXP0 HIPI HIIPI HIPI HIPI0 EXTFILTER GN_ GN_0 IN- IN+ EN- EN+ VREF V_ES N RY PLK PULK LK SYN SYN SYN

More information

NHT Pro. A20 Digital Meter. From Low. Voltage 3 R814. Power 3. Supply. From Left Power Amp. From. Rigjht 2. Amp R810 4.

NHT Pro. A20 Digital Meter. From Low. Voltage 3 R814. Power 3. Supply. From Left Power Amp. From. Rigjht 2. Amp R810 4. igital Meter R0.K V 0 0.UF U0 R 0 V R0 K 0 0.uF 0.V R9 R K K V V V 0 09 0 N0 0UF/V Low 0UF/V 00UF/V R R 00K 00K 0 pf Left N0 0 N N 0 VR0 0K 0 0.uF R 0M 0 0.uF k U0 9 0 V0 0.uF N0 V PI 0 09 R R 0 SPL GREEN

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface. S J TXR0 TXR TXR TXR[:0] TXR TXR LK TX[:0] TX0 TX TX0 TX TX TX TX TX TX TX TX TX TX TX TX TX R 0K R 0K J J0 PIV R 0K TXPR R0. H/E0 H/E H/E TXLV TXSO J J HRST HLK HPERR HGNT HISEL HEVSEL HSTOP HTRY HIRY

More information

MS Version 0A 06/21/2001 Update. CPU: Willamette/Northwood mpga-478b Processor. System Brookdale Chipset:

MS Version 0A 06/21/2001 Update. CPU: Willamette/Northwood mpga-478b Processor. System Brookdale Chipset: over lock iagram GPIO Spec. lock Y & T IE ONNETORS MS- Version // Update INTEL (R) rookdale hipset Willamette/Northwood pin mpg- Processor Schematics mpg- INTEL PU Sockets - INTEL rookdale MH -- North

More information

VISE (MS-6715) Intel (R) Springdale (GMCH) + ICH5 Chipset Intel Northwood & Prescott mpga478b Processor

VISE (MS-6715) Intel (R) Springdale (GMCH) + ICH5 Chipset Intel Northwood & Prescott mpga478b Processor over Sheet lock iagram Revision History - ntel mpg PU - Signals ntel mpg PU - Power ntel Springdale - Host Signals ntel Springdale - Memory Signals ntel Springdale - GP & LT Signals ntel H - P & E & Signals

More information

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector.

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE - Power us and Switches

More information

MS-6524 SIS 645/650 CHIPSET Willamette/Northwood 478pin mpga-b Processor Schematics

MS-6524 SIS 645/650 CHIPSET Willamette/Northwood 478pin mpga-b Processor Schematics Last Schematic Update ate: // MS- SIS / HIPSET Willamette/Northwood pin mpg- Processor Schematics PU: Willamette/Northwood mpg- Processor System rookdale hipset: SIS / (North ridge) + (South ridge) On

More information

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM TS: MEROM/-PM/IH-M/NM-SE LOK IRM LOK EN. ISLPRLF-T R VRM*(X) Merom PE ufp FN Thermal sensor F PE PE,, PE FS 00 MHz LVS nvii NM-SE PE RT PE POWER RESTLINE PM PIE * PE ~ R-II SO-IMM R MHz VORE PE 0 SYSTEM

More information

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/ Power power.sch udio SOUN_OUT audio.sch Phi P[0..] P[0..] Phi P[0..] P[0..] PU Phi P[0..] P[0..] [0..] [0..] I/O MP ROMIS Phi [0..] [0..] I/O MP ROMIS Phi UL [0..] [0..] VI_S MP ula.sch LUE RE SYN M[0..]

More information

VM9M Block Diagram Intel UMA

VM9M Block Diagram Intel UMA hexainf@hotmail.com GRTIS - FOR FREE lock iagram Intel UM VER : F POWER /TT ONNETOR PG TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V PG PG Penryn ( Micro-FPG) PG, 00/0 MHz antiga FN & THERML EM--IZL-TR

More information

GIGABYTE GA-8I848P Schematics

GIGABYTE GA-8I848P Schematics GIGYTE G-IP Schematics Revision.0 SHEET TITLE SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET OM & P MOIFY HISTORY LOK IGRM P_ P_ P_ SPRINGLE HOST SPRINGLE R SPRINGLE GP, HU, S, VG SPRINGLE PWR R, HNNEL R

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2 INPUT V INPUT V PGE PGE OMMUNITIONS OMMUNITIONS PGE INPUT V INPUT V PGE INPUT V INPUT V PGE POWER ISTRIUTION POWER ISTRIUTION PGE INPUT V INPUT V PGE LOK ISTRIUTION LOK ISTRIUTION PGE USF USF.prj 0th ve.

More information

Merom. Page 3,4 HOST. 667/800MHz NORTH BRIDGE INTEL. Crestline. Page 5 ~ 10. DMI Interface SOUTH BRIDGE INTEL ICH8-M.

Merom. Page 3,4 HOST. 667/800MHz NORTH BRIDGE INTEL. Crestline. Page 5 ~ 10. DMI Interface SOUTH BRIDGE INTEL ICH8-M. MS- VER :.0 0 : LOK IRM 0 : PLTFORM 0 : Merom- (HOST US) 0 : Merom- (POWER/N) 0 : RESTLINE- (HOST US) 0 : RESTLINE- (MI/V) 0 : RESTLINE- (R) LVS 0 : RESTLINE- (POWER-) Page 0 : RESTLINE- (POWER-) 0 : RESTLINE-

More information

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND R White R Red _TX_Q_P J 0-0 0 _TX_I_P _TX_I_N _TX_Q_P _TX_Q_N L _TX_I_P _TX_I_N.R -d ttenuator.r.r 00pF_0V JP SM _TX_Q_P _TX_Q_N _TX_Q_P _TX_Q_N GN VV VV VV_TX VV VV VV_TX Modulator L L PowerSupply J POWER

More information

Sapporo 1.0 BLOCK DIAGRAM

Sapporo 1.0 BLOCK DIAGRAM PU ORE.V/.V /.V/.VM VPU/VPU Sapporo. LOK IGRM P P P Merom Pins (Micro-FG) P,P PU Thermal Sensor MX P.MHz lock Generator K P.V/SMR_VTERM/SMR_VREFP TT HRGER MX/ ISHRGE VM_LN_SW/V_S/V_K/VSUS/V P V/VSUS P

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

DM1 DC/DC CPU VR PG 43 PG 39 LVDS. Chrontel 7009 DVOB TV EN-CONDE PG 13 USB ATA 66/100 ATA 66/100 33MHZ, 3.3V PCI PHY PG 32 SWITCH PG 33 USB

DM1 DC/DC CPU VR PG 43 PG 39 LVDS. Chrontel 7009 DVOB TV EN-CONDE PG 13 USB ATA 66/100 ATA 66/100 33MHZ, 3.3V PCI PHY PG 32 SWITCH PG 33 USB M RUN POWER SW PG /TT ONNETOR TT SELETOR PG PG othan (Micro-FPG) PG, / PG PU VR PG Vtt & V_._MH.V,.V.V,.V PG 0 PG, LOKS PG RESET KT PG R-SOIMM PG 0 R-SOIMM PG 0 R-Termiation TT HRGER PG 00// MHZ R PS.V

More information

Model Name: 8I945AE-AE Revision 1.1

Model Name: 8I945AE-AE Revision 1.1 Model Name: IE-E Revision. HEET TITLE HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET LOK IRM OM & P MOIFY HITORY P_L_ P_L_ P_L_ P_L_,E,F, MH-LKEPORT_HOT MH-LKEPORT_RII MH-LKEPORT_PI E, MI MH-LKEPORT_INT V

More information

GIGABYTE GA-6OXT Reference Schematics

GIGABYTE GA-6OXT Reference Schematics E GIGYTE G-OXT Reference Schematics Revision :.0 TITLE OVER SHEET INTEL PIII SOKET-0 GMH (INTEL EP ) SRM SOKET (IMM,IMM,IMM) GP SLOT IH (INTEL 0) LOK SYNTHESIZER PI SLOTS ( PI,PI,PI,PI,PI ) FWH ( SST SL00

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT LTER YLONE III EP evelopment & Education OR SHEMTI ONTENT PGE TOP MEMORY OVER PGE, TOP SRM,FLSH 0 ~ 0 0 ~ 0 ISPLY VG, LE, SEGMENT 0 ~ 0 IN/OUT LOK, PS, RS, UTTON, SWITH, ONNETOR,S R 0 ~ FPG yclone II EP

More information

ZR1 Block Diagram PCIE. Yonah / Merom. INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 667/533MHz. Calistoga 945GM / 945PM / 940GML 1466 BGA TVOUT RGB

ZR1 Block Diagram PCIE. Yonah / Merom. INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 667/533MHz. Calistoga 945GM / 945PM / 940GML 1466 BGA TVOUT RGB LOK GEN IS0 Page : V /.V / 0V Page :.V / 0.V / VP Page : NVV /.V Page : PU ORE /.V Page : TTERY HRGER Page : HOST 00/MHz PI-E 00MHz VG MHz US MHz PI MHz REF MHz VPU V S SUS VSUS V V V_S 0.VSUS 0.V VP NVV.V.V

More information

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11 Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &

More information

Intel 100MHz Pentium(R) II processor/440gx AGPset Dual-Processor Customer Reference Schematics

Intel 100MHz Pentium(R) II processor/440gx AGPset Dual-Processor Customer Reference Schematics Revision.0 Intel 00MHz Pentium(R) II processor/0gx GPset ual-processor ustomer Reference Schematics TITL PLTFORM OMPONNTS IVISION 00 PRIRI ITY R. FM- FOLSOM, 0 PG OVR SHT LOK IGRM SLOT ONNTOR,,, LK SYNTHSIZR

More information

Penryn / Cantiga / ICH9-M

Penryn / Cantiga / ICH9-M PU THERML SENSOR.V PG RII-SOIMM RII-SOIMM 0.V_R_VTT.V_SUS.V V_R_MH_REF PG, Web am on L US V luetooth US V_SUS US PORT X US0~, V_SUS Fingerprint US O(fixed) V Internal H V.V PG PG PG PG PG PG HP SPI FLSH

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N NOTES: ISION LOK. Unless otherwise stated: Resistors are mw, % tolerance. apacitors are V, % tolerance.... J Port and Net Name scopes for this project are: Port NOT Global (connected via Sheet Symbols)

More information

Virtex 5 FF1738 DUT. Single Ended Socket Clocks 2X. Differential SMA Clocks 2X. Differential SMA MGT Clocks 2X D. Upstream Connector.

Virtex 5 FF1738 DUT. Single Ended Socket Clocks 2X. Differential SMA Clocks 2X. Differential SMA MGT Clocks 2X D. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE 0- Power us and Switches

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

Stand by & Multi Block

Stand by & Multi Block _NEUTRL LX0S _LIVE 0.,.0mH + 0%, - 0% HOT Stand by & Multi lock TM0S MULTI TRNS(EER) M /KV RM0 M0 K/W(R) /00V M SFF00G(00V/0) 0 M0 M0 UF00 UF00 M UF00 OL M.uF/0V(L0W) QM OL S-GN ZM MMZVTG RM RM 00K(0)F

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information