ZG5 NB Block Diagram

Size: px
Start display at page:

Download "ZG5 NB Block Diagram"

Transcription

1 VTERM(+0.V) VTT(+.0V) +.VSUS +.V +.VSUS +.V +.V VPU +.V +.VSUS L_.V L_V +V RT P." panel P LVS ZG N lock iagram iamondville VORE:+. ~ +0. VP:+.0V V:+.V or +.V FS GMS P, HOST P R P LVS, MI, R LK P POWER P GN P 0 VI[0:] +/- PU_LK +/- HLK H ST RII M/M/G H, O PU VORE lock Gengerator T. P P,, P P RJ- in Int. SPK udio Jack Int. Mic P P 0/00 Ethernet PI-E RTL0EL ard Reader JM P P H OE L P PI-E M Modem ard Reader JM H udio P P PI-E MI IHM RT,, ST, IE, LP, PU P PI-E, US, MI, PI P SM, GPIO, LK P LP US E WPEL P IE/US US US PI-E/US US SS module amera onn. G module WLN + WMX US PORT X SPI Flash P P P P 0, P amera Module SIM card WLN +WMX Module RJ- S ard P Int. K T/P P P harger P attery P Size ocument Number Rev lock iagram Quanta omputer Inc. PROJET : ZG ate: Thursday, June 0, 00 Sheet of

2 VPU SW VUS USON ontrol y E SW 0. +V MINON VRON PWM. +VP (.0V) VPU() lways ON PWM VPU() 0.0 VPU VSUSON SW VSUS ontrol y E SUS# PWM +.V LO.VSUSON VSUS ontrol y E MINON SW. +.V. PWM. VMEM MINON MINON LO SW V +.V SUS# SUS# LO 0. VTERM (0.V) IN LWYS ON S OFF VRON PWM S OFF +VORE (0.V~.V) Quanta omputer Inc. PROJET : ZG Size ocument Number Rev lock iagram Thursday, June 0, 00 ate: Sheet of

3 lock Generator +.0V_V PM_STPPI# R.K_ +V PLK_EUG PLK_IH LKUS_ +V L PY00T-0Y-N_ LLK_E rev. R0 -> M_IH Pin Pin Pin Pin PLK_EUG PLK_ PLK_IH R0 _ LK_SEL0 R0.K_ LK_SEL LK_SEL R 0K_ R _ L=0p G_XOUT V_K_V_PI V_K_V_ V_K_V_PI V_K_V_REF V_K_V_PI V_K_V_PU G_XIN G_XOUT G_XIN Y.MHZ ISLPRS RTMT-0 (LPRSK) (L000K0) PI/TME PI- PI-/M_SEL PIF-/ITP_EN 0u/0V_ 0 0u/0V_ T T p/0v_ p/0v_ R _ R _ R _ PI/TME internal P PI-/SR_EN internal P PI-/M_SEL internal P PIF-/ITP_EN internal P +.0V_V PLK_EUG_R PLK_PM_R PLK_OZ_R PI_LK_SIO_R PLK R PLK_IH_R FS FS 0 0u/0V_ FS PULL HIGH NO OVERLOKING PIN/ IS SR PIN / IS MHz PIN / IS PUITP 0u/0V_ U V_PI V_ V_PLL V_REF 0 0 V_SR V_PU V IO V_PLL_IO V_SR_IO_ V_SR_IO_ V_SR_IO_ V_PU_IO PI0/R#_ PI/R#_ PI/TME PI PI/SR_EN PIF/ITP_EN XTL_IN XTL_OUT US_/FS FS/TEST/MOE SR/R#_ SR#/R#_ REF0/FS/TESTSEL _OY SR/ST _PI SR#/ST# IO SR/SE _PLL SR#/SE _PU _SR SR0/OT 0 _SR SR0#/OT# _SR _REF KPWRG/PWRWN# SLGSPVTR,ISLPRSKLFT (default) K0 PULL OWN NORML RUN PIN/ IS PI_STOP/PU_STOP PIN / IS SR/OT PIN / IS SR NEW_LKREQ#_R R 0K_ IO_VOUT (default) (default) (default) SLK S SR/PI_STOP# SR#/PU_STOP# PU0 PU0# PU PU# SR/ITP SR#/ITP# SR0# SR0 SR SR# SR SR# SR SR# 0 SR/R#_H 0 SR#/R#_G SR/R#_F SR#/R#_E 0 SLGSP SMK SMT PM_STPPI# PM_STPPU# LK_PU_LK_R LK_PU_LK#_R LK_MH_LK_R LK_MH_LK#_R LK_PIE_MINI&_R LK_PIE_MINI&#_R LK_PIE_GPLL_R LK_PIE_GPLL#_R LK_MH_OE#_R NEW_LKREQ#_R LK_PIE_NEW_R LK_PIE_NEW_R# LK_PIE_MINI#_R LK_PIE_MINI_R LK_PIE_MINI_R LK_PIE_MINI#_R LK_PIE_LN_R LK_PIE_LN#_R LK_PIE_IH_R LK_PIE_IH#_R LK_PIE_ST_R LK_PIE_ST#_R REFSSLK_R REFSSLK#_R REFLK_R REFLK#_R +V +V +V R R R R R0 R0 R R T T 0K_ *0K_ *0K_ 0K_ *0K_ 0K_ L PY00T-0Y-N_ /F_ /F_ PLK_OZ_R PLK_ HIGH MHz LOW SR PLK_IH PM_STPPI# PM_STPPU# LK_PU_LK LK_PU_LK# LK_MH_LK LK_MH_LK# LK_PIE_GPLL LK_PIE_GPLL# MH_LKREQ# LKREQ_WLN# PELK+ PELK- PELK- PELK+ PE0LK+ PE0LK- PELK+ PELK- LK_PIE_IH LK_PIE_IH# LK_PIE_ST LK_PIE_ST# REFSSLK REFSSLK# REFLK REFLK# +.0V VR_PWRG_K0 To S To PU To N To N To WLN To LN To ard Reader To SIO To S To S To N To N To N PM_STPPU# PLK_ LKUS_ M_IH PLK_IH PU_SEL0 R *0_ LK_SEL0 R K_ MH_SEL0 R00 *K_ PU_SEL +.0V +.0V +.0V R *p/0v_ p/0v_ SEL SEL SEL0 Frequence select FS FS FS PU SR PI R0 _ R R *K_ *0_ R 0_ R *K_ *p/0v_ *p/0v_ LK_SEL R0.K_ K_ efault MH_SEL PU_SEL R *0_ LK_SEL R K_ MH_SEL R 0_ lock Gen I Q +V <MIN>:ISLPRSGLFT QI:LPRSK +V <SEON>:SLGSPTTR: QI:LSPK0 R.K_ SMT SMK, SMT SMT,,, SMK SMK,, N00E Q N00E R.K_ Quanta omputer Inc. PROJET : ZG Size ocument Number Rev LOK GENERTOR ate: Thursday, June 0, 00 Sheet of

4 PU U H_#[:] H_# P H_# []# H0 H_# []# N0 H_# []# R0 H_# []# J H_# []# N H_# []# G0 H_#0 []# M H_# [0]# H H_# []# L0 H_# []# M0 H_# []# K H_# []# J0 H_# []# L []# H_ST#0 K0 T H_P0 ST[0]# H_REQ#[:0] H_REQ#0 P0 N H_REQ# REQ[0]# J H_REQ# REQ[]# G H_REQ# REQ[]# P0 H_REQ# REQ[]# R REQ[]# H_#[:] H_# H_# []# F H_# []# E H_#0 []# H_# [0]# H_# []# H_# []# H_# []# 0 H_# []# E0 H_# []# 0 H_# []# H_# []# H_# []# H_#0 []# H_# [0]# H_# []# H_# []# H_# []# H_# []# []# H_ST# H_P ST[]# M T P H_0M# U 0M# H_FERR# T H_IGNNE# FERR# H_IGNNE# J IGNNE# H_STPLK# R STPLK# H_INTR T LINT0 H_NMI R LINT H_SMI# U SMI# +.0V R *K_ +.0V R0 *K_ N G Note: Place near PU N H N K N K N M N L N +.0V R R R R0 R R0 R *K_ H_NMI *K_ H_SMI# *K_ H_INTR *K_ H_STPLK# *K_ H_PSLP# *K_ H_PRSTP# *K_ H_PWRG For defensive design reservation only in this initial release H_PWR# H_GTLREF IERR# H_INIT#R W H_RS#0 Y H_RS# U0 H_RS# W iamondville_s_rev +.0V. +.0V +.0V +.0V R *K_ R *K_ R GROUP R GROUP 0 N H LK THERM ONTROL XP/ITP SIGNLS R K/F_ S# NR# PRI# EFER# RY# SY# R0# IERR# INIT# LOK# RESET# RS[0]# RS[]# RS[]# TRY# HIT# HITM# PM[0]# PM[]# PM[]# PM[]# PRY# PREQ# TK TI TO TMS TRST# R# PROHOT# THRM THRM THERMTRIP# LK[0] LK[] RSV RSV RSV R K/F_ Layout note: Zo=ohm, 0." max for GTLREF V Y U T T Y T0 F V W0 V0 K J H XP_PM#0 XP_PM# XP_PM# J K J XP_PM# XP_PM# XP_PM# M XP_TK N XP_TI M XP_TO L XP_TMS K XP_TRST# V R# R *0_ R G H_PROHOT#_R _ E E H V V R K/F_ EXTGREF R K/F_ u/0v_ Layout note: Zo=ohm, 0." max for EXTGREF H_S# H_NR# H_PRI# H_EFER# H_RY# H_SY# H_REQ#0 R0 _ +.0V R H_INIT# K/F_ R 0_ +.0V H_LOK# H_PURST# H_RS#[:0] H_TRY# H_HIT# H_HITM# T T T T T XP_PM# XP_TK XP_TI T XP_TMS XP_TRST# R _ PM_SYSRST# +.0V H_PROHOT# H_THERM H_THERM R_PM_THRMTRIP# LK_PU_LK LK_PU_LK# R K/F_ PU_MREF R K/F_ 0 Layout note: Zo=ohm, 0." max for GTLREF +.0V R R0 R R H_#[:0] H_STN#0 H_STP#0 H_INV#0 T H_#[:0] H_STN# H_STP# H_INV# T PU_SEL0 PU_SEL PU_SEL K/F_ H_# K/F_ H_# K/F_ H_# K/F_ H_# XP_TMS XP_TI R R XP_PM# R _ XP_TK R _ XP_TRST# R _ R *K/F_ R *K/F_ T T T T T0 T +.0V H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_P#0 H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_P# H_GTLREF LKPH LKPH H_INIT# EM EXTGREF FOREPR# H_HFPLL H_MERR H_RSP# U Y [0]# W0 []# Y []# []# []# W []# []# Y0 []# Y []# Y []# W [0]# []# Y []# W []# []# W []# Y STN[0]# Y STP[0]# W INV[0]# V P#0 Y W U W W Y Y W V U T V W Y Y Y R U V T R M N N P T J H G []# []# []# []# [0]# []# []# []# []# []# []# []# []# []# [0]# []# STN[]# STP[]# INV[]# P# T GRP 0 T GRP GTLREF LKPH LKPH INIT# EM MIS EXTGREF FOREPR# HFPLL MERR# RSP# SEL[0] SEL[] SEL[] iamondville_s_rev T GRP T GRP []# []# []# []# []# []# []# []# [0]# []# []# []# []# []# []# []# STN[]# STP[]# INV[]# P# []# []# [0]# []# []# []# []# []# []# []# []# []# [0]# []# []# []# STN[]# STP[]# INV[]# P# OMP[0] OMP[] OMP[] OMP[] PRSTP# PSLP# PWR# PWRGOO SLP# ORE_ET H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_P# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# ORE_ET PU_MREF H_STN# H_STP# H_P# H_INV# T OMP0 R./F_ OMP R./F_ OMP R./F_ OMP R./F_ H_#[:0] H_STN# H_STP# H_INV# H_#[:0] H_PRSTP#, H_PSLP# H_PWR# H_PWRG H_PUSLP#, MREF[] Layout note: omp0, connect with Zo=.ohm, make trace length shorter than 0." omp, connect with Zo=ohm, make trace length shorter than 0.". Quanta omputer Inc. PROJET : ZG 0 Rev : No stuff - R,R,R,R0,R0,R0,R from Intel info. R R P N M P J N G H N L M J H J K K L M G F E F E F T T F0 F R R U V N T T Size ocument Number Rev iamondville(/) ate: Thursday, June 0, 00 Sheet of

5 PU- U E E E E E E E 0 F F F F F F G G G G G G H H H H H H H H J J J J J 0 K K K K K K K L L L 0 L L L L L L L M M M 0 M M M N N N N N N P P P P P P P P P P P R R R R R R T T T T T0 T T T T U U U U U U V V V V V V V V V W W W W W W W Y Y Y0 Y 0 0. iamondville_s_rev <NO_STUFF> +.0V V_ORE V E0 E E F0 F F G0 G G H0 H H J0 J J K0 K K L0 L L M0 M M N0 N N P0 P P R0 R R U VF VQ VQ VP VP VP VP VP VP VP VP VP VP0 VP VP VP VP VP VP VP VP VP VP0 VP VP VP VP VP VP VP VP VP VP0 VP VP VP VP VP VP VP VP VP VP0 VP VP VP VP VP N_MLK N_MT THERM_LERT# VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 VTT VTT VP VP VP VP V VI[0] VI[] VI[] VI[] VI[] VI[] VI[] VSENSE SENSE iamondville_s_rev +V R0 +V FN_ON# E F F G G H H J J K K L L M M N N P P R R T T U U U0 U U U U F F E E F E G G E G.. V_ORE 0m +V.S_V 0 +.V TO PWR VI0 VI VI VI VI VI VI V_ORE *0_ THERM_LERT#_R PLE IN VITY PLE IN ORRIOR N LOSE TO PU u/0v_ u/0v_ u/0v_ u/0v_ u/0v_ u/0v_ u/0v_ u/0v_ u/0v_ u/0v_ u/0v_ u/0v_ u/0v_ u/0v_ u/0v_ u/0v_ R 00/F_ 0u/0V_ V_SENSE _SENSE PU Thermal monitor 0K_ R R0 R 00/F_ 0 0 +V 0 u/0v_ <check list> Layout Note:Routing 0:0 mils and away G0PU from noise source with ground gard RESS: PLE IN VITY VFN u/0v_ LMV +V FN_ON#,, IMVP_PWRG R_PM_THRMTRIP# H_THERM H_THERM +.0V +.0V 0u/.V_ 0u/.V_ 0u/.V_ 0u/.V_ 0u/.V_ 0u/.V_ 0u/.V_ 0u/.V_ 0u/.V_ 0u/.V_ 0u/.V_ 0u/.V_ 0K_ R 0_ u/0v_ 0 U SLK S LERT# OVERT# 0 R _ V XP XN GN u/0v_ 0 egree Protection PU FN 00p/0V_ 0 0u/.V_ U VO FON# GN GN GN VSET GN G.u/.V_ + 0u/.V_ 0u/.V_ R FNSIG 0 MIL TH_FN_POWER 0.u/.V_ 000p/0V_ R K_ +.0V _ Q R_THERMTRIP_PWR# R _ MMT0 R *0_ ate: Thursday, June 0, 00 Sheet of +V SYS_SHN# PM_THRMTRIP#, Quanta omputer Inc. PROJET : Size ocument Number Rev iamondville(/) Q 00 N00E R0 0K_ ZG N 0.0u/V_ FN 0 GMS & IHM

6 GMS U H_#[:0] H_#[:] H_#0 H_# H_# H0# H# F F H_# H_# H# H# H H_# H_# H# H# H H_# H_# H# H# F H_# H_# H# H# E E H_# H_# H# H# E H_# H_# H# H# J H_#0 H_# H# H0# K H_# H# H# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# F J K H E K J J J N M K J H J N M M N N K N M V V R T R N N R U R T T R T V V W W V W W W V W H_XROMP 0 H_XSOMP H_XSWING H_YROMP J H_YSOMP K H_YSWING H H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# HXROMP HXSOMP HXSWING HYROMP HYSOMP HYSWING HOST GMS H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# HS# HST0# HST# H_VREF HNR# HPRI# HREQ0# HPURST# HVREF HLKN HLKP HSY# HEFER# HINV0# HINV# HINV# HINV# HPWR# HRY# HSTN0# HSTN# HSTN# HSTN# HSTP0# HSTP# HSTP# HSTP# HHIT# HHITM# HLOK# HREQ0# HREQ# HREQ# HREQ# HREQ# HRS0# HRS# HRS# HPUSLP# HTRY# G F J E H G G E H E H G F0 H E G 0 E 0 H J T U G E F M T F M T G E G F G0 E E0 H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_VREF H_VREF H_INV#0 H_INV# H_INV# H_INV# H_STN#0 H_STN# H_STN# H_STN# H_STP#0 H_STP# H_STP# H_STP# H_REQ#0 H_REQ# H_REQ# H_REQ# H_REQ# H_RS#0 H_RS# H_RS# H_S# H_ST#0 H_ST# H_XSWING H_YSWING H_NR# 0mil wide, 0mil spacing H_PRI# H_REQ#0 +.0V H_PURST# H_PURST# has T topology LK_MH_LK# LK_MH_LK H_SY# H_EFER# H_INV#0 H_INV# H_INV# H_INV# H_PWR# H_RY# H_STN#0 H_STN# H_STN# H_STN# H_STP#0 H_STP# H_STP# H_STP# H_HIT# H_HITM# H_LOK# H_REQ#[:0] H_RS#[:0] H_PUSLP#, H_TRY# +.0V 0mil wide, 0mil spacing +.0V H_XSOMP R H_YSOMP R0 H_XROMP R H_YROMP R R /F_ R 00/F_ R /F_ R 00/F_ R0 00/F_ H_VREF R00 00/F_./F_./F_./F_./F_ 0 +.0V Quanta omputer Inc. PROJET : Size ocument Number Rev GMS HOST * 0mil wide, 0mil spacing 0mil wide, 0mil spacing ate: Thursday, June 0, 00 Sheet of ZG 0

7 M M M M0 M M M M M M M M M M M M M M M M M M0 M0 M M M0 M0 M M M M M M M M M M M M M M M M M M M M M M M M0 M M M M M M M0 M M M M M M QS+ QS+ QS- QS+ QM QS+ QM QM QS+ QS+ QS- QS- QS- QS0+ QM QM QS0- QM QS- QS+ QS- QM QS- QM0 0 M M0 M M M M0 M M M M M M M SRS# SWE# SS# TP_S_RVENIN# TP_S_RVENOUT# GMS_FG S0 S S M M0 M M M M M0 M M M M M M M SRS# SS# SWE# M M[:0],, QM0, QM, QM, QM, QM, QM, QM, QM, QS0+, QS0-, QS+, QS-, QS+, QS-, QS+, QS-, QS+, QS-, QS+, QS-, QS+, QS-, QS+, QS-, [:0],, M[:0],, M SRS#,, SWE#,, SS#,, S[:0] M[:0] M SRS# SS# SWE# +.0V +.V +V +.0V Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : GMS R Thursday, June 0, 00 ZG Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : GMS R Thursday, June 0, 00 ZG Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : GMS R Thursday, June 0, 00 ZG GMS R GMS FG: LOW=Normal High=LNES REVERSE(GMS not support) 0 T T R *K_ R *K_ T T V_NTF T V_NTF R V_NTF P V_NTF N V_NTF M V_NTF P V_NTF N V_NTF M V_NTF Y V_NTF0 W V_NTF V V_NTF U V_NTF T V_NTF R V_NTF P V_NTF N V_NTF M V_NTF Y V_NTF W V_NTF0 V V_NTF U V_NTF T V_NTF R V_NTF P V_NTF N V_NTF M V_NTF Y0 V_NTF W0 V_NTF V0 V_NTF0 U0 V_NTF T0 V_NTF R0 V_NTF P0 V_NTF N0 V_NTF M0 V_NTF Y V_NTF P V_NTF N V_NTF M V_NTF0 Y V_NTF P V_NTF N V_NTF M V_NTF Y V_NTF P V_NTF N V_NTF M V_NTF Y V_NTF P V_NTF0 N V_NTF M V_NTF Y V_NTF P V_NTF N V_NTF M V_NTF Y VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF 0 VUX_NTF VUX_NTF0 VUX_NTF VUX_NTF VUX_NTF VUX_NTF VUX_NTF K VUX_NTF VUX_NTF Y VUX_NTF W VUX_NTF V VUX_NTF0 U VUX_NTF T VUX_NTF R VUX_NTF P VUX_NTF N VUX_NTF M VUX_NTF VUX_NTF Y VUX_NTF W _NTF N _NTF _NTF V _NTF U _NTF _NTF _NTF 0 _NTF _NTF _NTF0 _NTF _NTF _NTF VTT_NTF T0 VTT_NTF R0 VTT_NTF P0 VTT_NTF N0 VTT_NTF L0 V_NTF W V_NTF V V_NTF U V_NTF0 T V_NTF R VUX_NTF V VUX_NTF0 U VUX_NTF T VUX_NTF R VUX_NTF P VUX_NTF N VUX_NTF M VUX_NTF VUX_NTF 0 VUX_NTF K0 V_NTF P V_NTF N V_NTF M VTT_NTF _NTF _NTF _NTF _NTF _NTF N _NTF MH_RSV M0 MH_RSV MH_RSV 0 MH_RSV 0 FG K MH_RSV0 K MH_RSV K MH_RSV R MH_RSV T MH_RSV K MH_RSV K MH_RSV K0 MH_RSV K MH_RSV K MH_RSV J MH_RSV0 K MH_RSV K MH_RSV K MH_RSV K MH_RSV K MH_RSV K NTF UH GMS NTF UH GMS S_Q0 S_Q S_Q E S_Q F S_Q S_Q S_Q S_Q E S_Q H S_Q K S_Q0 L S_Q K S_Q H0 S_Q L S_Q J S_Q J S_Q H S_Q F S_Q H S_Q F S_Q0 J S_Q G S_Q G S_Q G S_Q N S_Q M S_Q J S_Q J S_Q L S_Q N S_Q0 H S_Q G S_Q M S_Q L S_Q H S_Q K S_Q M S_Q K S_Q M S_Q K S_Q0 G S_Q F S_Q F S_Q K S_Q F S_Q G S_Q J S_Q H S_Q N S_Q M S_Q0 K S_Q L S_Q M S_Q L S_Q J S_Q J S_Q G S_Q F S_Q E S_Q F S_Q0 H S_Q G S_Q G S_Q F S_S# G S_RS# G S_WE# G0 S_M0 N0 S_M L S_M K S_M K S_M L S_M H S_M G S_M F S_M M S_M E S_M0 L0 S_M E S_M E S_M E0 S_S# J S_RS# K S_RVENIN N S_RVENOUT M S_WE H S_M0 J S_M M S_M M S_M H S_M K S_M N S_M J S_M F S_M N S_M L S_M0 G S_M L S_M G S_M L S_QS0# S_QS# K0 S_QS# J S_QS# M S_QS# N S_QS# J S_QS# M S_QS# E S_QS0 S_QS J0 S_QS K S_QS L S_QS N S_QS H S_QS M S_QS E S_M0 0 S_M L S_M F0 S_M K S_M L S_M G S_M K S_M H S_S_0 K S_S_ H S_S_ G S_S_0 H S_S_ J0 S_S_ E R SYSTEM MEMORY U GMS R SYSTEM MEMORY U GMS T T

8 MI, LVS, R LK,,,,,, R_VREF MI_TXN0 MI_TXN MI_TXP0 MI_TXP MI_RXN0 MI_RXN MI_RXP0 MI_RXP MLKO0+ MLKO+ MLKO+ MLKO+ MLKO- MLKO- MLKO0- MLKO- KE0 KE KE KE S#0 S# S# S# OT0 OT OT OT R MI_TXN0 MI_TXN MI_TXP0 MI_TXP MI_RXN0 MI_RXN MI_RXP0 MI_RXP T T T M_ROMP# M_ROMP +.VSUS *0_ rev. dd in R, R, R R 0K_ R 0K_ Y Y Y Y V V V V F G J M0 G F K N0 N N F F G F K H J F E F J J N N E U MI_RXN0 MI_RXN MI_RXP0 MI_RXP MI_TXN0 MI_TXN MI_TXP0 MI_TXP SM_K0 SM_K SM_K SM_K SM_K0# SM_K# SM_K# SM_K# SM_KE0 SM_KE SM_KE SM_KE SM_S0# SM_S# SM_S# SM_S# 0 MI R MUXING FG/RSV SMOOMP0 SMOOMP IHSYN# M_USY# SM_OT0 EXT_TS0# SM_OT EXT_TS#/PRSLPVR SM_OT THRMTRIP# SM_OT PWROK RSTIN# SMROMPN SMROMPP SMVREF0 SMVREF REF_LKN REF_LKP REF_SSLKN REF_SSLKP LKREQ PM LK GMS FG0 FG FG FG FG FG MH_RSV MH_RSV MH_RSV MH_RSV MH_RSV E G0 G J0 J K K F GMS_FG R R *.K_.K_ MH_SEL0 MH_SEL MH_SEL E G R F R_PM_EXTTS#0 0_ H PM_EXTTS# R *0_ J W RST_IN#_MH R 00_ M_ROMP# R0 M_ROMP R0 R *.K_ MH_IH_SYN# PM_MUSY# PM_EXTTS#0 PM_PRSLPVR, PM_THRMTRIP#, IMVP_PWRG,, PLTRST#,,,,,, REFLK# REFLK REFSSLK# REFSSLK MH_LKREQ# LK_PIE_GPLL# LK_PIE_GPLL RT_SL RT_S RT_ RT_G RT_R RT_VSYN RT_HSYN FG RESERVE FG LOW MIX efault, HIGH MIX(GMS not support) INT_LVS_PWM FG RESERVE INT_LVS_LON L_TL_LK L_TL_T PHL_LK PHL_T INT_LVS_IGON J H J 0./F_ 0./F_ +.VSUS +V R R R R R TXLOUT0- TXLOUT- TXLOUT- TXLLKOUT- TXLLKOUT+ TXLOUT0+ TXLOUT+ TXLOUT+ *0K_ R_PM_EXTTS#0 0K_ PM_EXTTS# 0K_ MH_LKREQ# 0K_ L_TL_LK 0K_ L_TL_T H0 H R0 0/F_ E R0 0/F_ F R 0/F_ R VSYN _ HSYN F R _ RTREFSETH R /F_ H0 G L_TL_LK L_TL_T F E G H K0 L_IG K R.K/F_ J J0 K H J Y G F H G F F0 E F UF SVOTRL_T SVOTRL_LK GLKN GLKP LK T LUE LUE# GREEN GREEN# RE RE# VSYN HSYN REFSET LKLT_TRL LKLT_EN LTL_LK LTL_LK L_LK L_T LV_EN LIG LVG LVREFH LVREFL LLKN LLKP LLKN LLKP LTN0 LTN LTN LTP0 LTP LTP LTN0 LTN LTN LTP0 LTP LTP MIS LVS VG EXP_OMPI EXP_IOMPO SV0_TVLKIN# SVO_INT# SVO_FLSTLL# SVO SVO_TVLKIN SVO_INT SVO_FLSTLL SVO_RE# SVO_GREEN# SVO_LUE# SVO_LKN SVO_RE SVO_GREEN SVO_LUE SVO_LKP TV GMS TV_ TV_ TV_ TV_REFSET TV_IRTN TV_IRTN TV_IRTN TV_ONSEL0 TV_ONSEL ate: Thursday, June 0, 00 Sheet of N0 R0 T M0 P0 T0 P N P T N M P R 0 E0 G +.V +V.S_PIE Quanta omputer Inc. PROJET : ZG Size ocument Number Rev GMS LVS, MI, R LK 0 R PEG_OMP R M./F_ G J

9 GMS POWER +.0V 0u/.V_ 0u/0V_ 0u/.V_ +.V + Rev. : el & dd in 0,0 for M/E interference +.V L LMPGSN_ 0u/.V_ L +V.S_PLL LMPGSN_ 0u/.V_ L +V.S_HPLL LMPGSN_ u/.v_ L0 +V.S_MPLL LMPGSN_ PLE LOSE TO GMH +.V L nh L 0 0 u/.v_ 0u/.V_ 0u/0V_ 0u/0V_ L LMPGSN_ R 0_ mils.u/0V_ 0 0u/.V_ 0 +V.S_PIE +V.S_PLL +V.S_GPLL H00H-0 LMPGSN_ 0.u/0V_.u/0V_ Rev. : hange schottky diode Rev. : el & dd in 0, for M/E interference +.0V +V._RT 0u/0V_ place under G Rev. : hange size to 0 for M/E interference 0u/.V_ 0 +.0V 0 PLE IN VITY U/.V_0.u/0V_.u/0V_ +.V 00m.. 0.u/.V_ 0.u/.V_ 0.u/.V_ 0.u/.V_ U T V0 R V P V N V M V V V U V T V W V V V T V0 R V W V U V R V W V V V T V R V V V U V0 T V 0 E E F E F E F E J J0 H0 E U 0 P L P L P L P L G U P L G Y U P L G Y U P L G Y U P L G F V_UX V_UX V_UX V_UX V_UX V_UX V_UX V_UX V_UX V_UX0 V_UX V_UX V_UX V_UX V_UX V_UX V_UX V_UX V_UX V_UX0 V_UX V_UX V_UX V_UX V_UX V_UX V_UX V_UX VTT0 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 POWER V_TV0 V_TV V_TV0 V_TV V_TV0 V_TV V_TVG _TVG V_TV VQ_TV V_LVS0 V_LVS V_LVS VHV0 VHV VHV VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VSM VSM VSM VSM VSM VSM VSM VSM VSM VSM0 VSM V_MPLL V_HPLL V_PLL V_PLL V_HMPLL V_HMPLL VTX_LVS0 VTX_LVS VG0 VG V_GPLL V_GG _GG V_SYN V_RT0 V_RT _RT V_LVS LVS VTT VTT VTT VTT VTT GMS 0 0+m +.V 0 ISLE TV +.V E F0 F 0m 0u/0V_ E 0m +V +V.S_VHY R0 0_ M N M L K u/0v_ u/0v_ 0u/0V_ J H G F +.VSUS E N. PLE IN VITY M L + 0 K J u/0v_.u/0v_.u/0v_ H G 0u/.V_ F E N N M L K u/0v_ J N M L K J H G F E N M0 L0 K0 H u/0v_ H0 G0 F0 E0 u/0v_ N M L K J H N0 J0 m +V.S_MPLL m +.V +V.S_HPLL 0m +V.S_PLL 0m +V.S_PLL E 0m +.V 0m.u/0V_ U 0. +V.S_GPLL T +V.S_PIE V N m +.V J 0 0u/0V_ 0m +.V +V._RT +.V 0m P G 0 0 L 0u/0V_ Quanta omputer Inc. U 0.0u/V_ 0.0u/V_ Y PROJET : ZG Size ocument Number Rev +.0V GMS POWER ate: Thursday, June 0, 00 Sheet of 0

10 Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : GMS GN 0 Thursday, June 0, 00 ZG Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : GMS GN 0 Thursday, June 0, 00 ZG Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : GMS GN 0 Thursday, June 0, 00 ZG GMS GN 0 N W N M N L N N N N N N N N W N0 V N W N J N H N W N G N F N E N N K N0 N E N N N N M N L N N N0 Y N J N H N G N F N E N N N N G N F N E N N N N N N Y N0 M N F N N L N K N H N G N E N0 M N Y N L N Y N W0 MH_RSV Y MH_RSV Y MH_RSV MH_RSV MH_RSV0 MH_RSV MH_RSV MH_RSV MH_RSV W MH_RSV MH_RSV MH_RSV 0 MH_RSV MH_RSV MH_RSV0 MH_RSV N H N K N J N N0 Y N N W N J MH_RSV N Y0 N W0 N W N V N U N0 V0 N U0 N K N UG GMS N UG GMS H Y V R K G E 0 U H E M J U T 0 R P N M J F L0 G0 E Y0 V0 U0 G0 E0 0 U R 0 P N M H E K H E 0 U T J M F Y U 0 T R P N M G L W U N K J G 0 H F J L G W R F M H 0 E H F L G H N 0 J E M W R M J F 0 L G E U V R N 0 H E L G E W T M 0 K N J V R N K H 0 E L W T G J K H F 0 M K H F V R E 0 H G E J F G M E J H 0 F M0 00 F H M W 0 F0 K0 H0 R 0 U 0 H 0 0 K 0 V 0 T 0 F 0 0 H 0 U UE GMS UE GMS

11 IHM 0 Z_SOUT Z_SYN Z_RST# Z_LK Z_SIN0 STLE# ST_RXN0 ST_RXP0 ST_TXN0 ST_TXP0 LK_PIE_ST# LK_PIE_ST PIOR PIOW PK IRQ# PIORY PREQ INTVRMEN Enable (default) LK_KX LK_KX RTRST# isable 0 IH internal VR enable strap H O p/0v_ SIN0:OE SIN:MOEM Rev. hange x'tal package to low U profile Y SM_INTRUER#.KHZ IH_INTVRMEN R 0M_ p/0v_ IH_INTVRMEN R R0 VRT K/F_ *0_ T T Z_SIN0 Z_SIN Z_SIN Z_SOUT ST_LE# 0.0u/V_ 0.0u/V_ Rev. Remove ST O elete, from OM Z_LK Z_SYN Z_RST# ST_TXN0_ ST_TXP0_ Y W W Y Y W V U U V T U V V U R R T T T./F_ H0 R ST_IS Place within 00 G0 mils of IH mils/mils R0 _ R _ R _ R _ T F F E G H F E G H F E F H F H G E RTX RTX RTRST# INTRUER# INTVRMEN EE_S EE_SHLK EE_OUT EE_IN LN_LK LN_RSTSYN LN_RX0 LN_RX LN_RX LN_TX0 LN_TX LN_TX Z_IT_LK Z_SYN Z_RST# Z_SIN0 Z_SIN Z_SIN Z_SOUT STLE# ST0RXN ST0RXP ST0TXN ST0TXP STRXN STRXP STTXN STTXP ST_LKN ST_LKP STRISN STRISP IOR# IOW# K# IEIRQ IORY REQ IH-M Z_SOUT_UIO Z_SYN_UIO Z_RESET#_UIO Z_ITLK_UIO RT LP LN PU -/ZLI ST IE L0 L L L LRQ0# LRQ#/GPIO LFRME# 0GTE 0M# PUSLP# TP/PRSTP# TP/PSLP# FERR# GPIO/PUPWRG IGNNE# INIT_V# INIT# INTR RIN# NMI SMI# STPLK# THERMTRIP# S# S# Y E H G F H G G G G F F G H F LRQ#0 LRQ# G0 RIN# TP_H_PUSLP# R *0_ place near IHM H_PRSTP#_R H_PSLP#_R R R 0_ 0_ R./F_ H_SMI#_R LP0, LP, LP, LP, LPRQ# LPFRME#, H H_STPLK# R./F_ R0 +.0V F H_THERMTRIP_R./F_ PM_THRMTRIP#, Should be " close IH E G F E F P0 P P P P P P P P P P[:0] P0 F H P P P H P P H E F P0 P P P[:0] E T OMPONENTS PS PS G0 H_0M# H_PUSLP#, H_PRSTP#, H_PSLP# +.0V H_FERR# P/N H_PWRG H_IGNNE# H_INIT# H_INTR KRST# H_NMI H_SMI# Pull-UP RT VPU VPU R R 0K_ R.K_ LRQ#0 LRQ# RIN# G0 PIORY IRQ# H00H-0 VRT_ H00H-0 R K_ N RT_ONN 0MIL VRT_.0K_ R R VRT +V SM_INTRUER# VRT_ RTRST# 0MIL Q VRT_ 0K_ 0K_ 0K_ 0K_.K_.K_ 0K/F_ R u/0v_ R.0K_ R0 R R u/0v_ M_ R0 Rev. hange RT battery holder hange R, R, R, R value for RT charge function PROJET : ZG MMT0 G R *SHORT_P *0p/0V_ *0p/0V_ *0p/0V_ Rev. Remove M components- R0, R0, R, R GM IH-M JSLZ0T JSLY0T Quanta omputer Inc. Size ocument Number Rev IH-M (PU, ST, IE,LP) ate: Thursday, June 0, 00 Sheet of

12 ard reader LN INT# INT# INT# INT# Mini card SIO U E 0 F E E E 0 G G E 0 0 F F0 E E 0 E G H T T T T0 T PIRQ# PIRQ# PIRQ# PIRQ# RSV[] RSV[] RSV[] RSV[] RSV[] PERX- PERX+ PETX- PETX+ PE0RX- PE0RX+ PE0TX- PE0TX+ PERX- PERX+ PETX- PETX+ PERX- PERX+ PETX- PETX+ 0 caps within 0mils +V PI USO#0 USO# 0 0 R 0K_ REQ0# GNT0# REQ# GNT# REQ# GNT# REQ# GNT# REQ#/GPIO GNT#/GPIO GPIO/REQ# GPIO/GNT# /E0# /E# /E# /E# IRY# PR PIRST# EVSEL# PERR# PLOK# SERR# STOP# TRY# FRME# PLTRST# PILK PME# Interrupt I/F IH-M R 0K_ MIS R 0K_ GPIO/PIRQE# GPIO/PIRQF# GPIO/PIRQG# GPIO/PIRQH# RSV[] RSV[] RSV[] RSV[] MH_SYN# E E F E0 E 0 F F F G F F G PIE_TXN0_ PIE_TXP0_ H H PIE_TXN_ G PIE_TXP_ G PIE_TXN_ PIE_TXP_ M M PIE_TXN_ L PIE_TXP_ L SPI_SLK SPI_E# SPI_R SPI_SI SPI_SO O0# O# O# O# O# O# O# O# REQ0# REQ# REQ# GNT# REQ# REQ# REQ# IRY# EVSEL# PERR# PLOK# SERR# STOP# TRY# FRME# PLT_RST-R# PLK_IH INTE# INTF# INTG# INTH# U F PERn F PERp E PETn E PETp K K J J P P N N T T R R R P P P P E PERn PERp PETn PETp PERn PERp PETn PETp PERn PERp PETn PETp PERn PERp PETn PETp PERn PERp PETn PETp SPI_LK SPI_S# SPI_R SPI_MOSI SPI_MISO O0# O# O# O# O# O#/GPIO O#/GPIO0 O#/GPIO IH-M T0 T T REQ0# REQ# REQ# GNT# oot IOS select GNT, 0: SPI 0: PI : LP (efault) E0# IRY# EVSEL# PERR# PLOK# SERR# STOP# TRY# FRME# PLT_RST-R# PLK_IH PME# INTE# INTF# INTG# PI-Express SPI Stuff for XOR chain testing E G R H *K/F_ F IH_TP H0 MH_IH_SYN# PLK_IH R *_ *0p/0V_ irect Media Interface US T REQ# REQ# REQ# IRY# REQ0# SERR# INTG# INTE# INTF# INTH# R +.V RI_IROMP_R./F_ Place within 00 mils of IH US_RIS_PN USRIS# USRIS R./F_ mils/mils Place within 00 mils of IH PIRST# MI0RXN MI0RXP MI0TXN MI0TXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MI_LKN MI_LKP MI_ZOMP MI_IROMP USP0N USP0P USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP +V +V +V V V U U Y Y W W E E /mils F F G G H H J J K K L L M M N N MI_RXN0 MI_RXP0 MI_TXN0 MI_TXP0 MI_RXN MI_RXP MI_TXN MI_TXP LK_PIE_IH# LK_PIE_IH USP0-0 USP0+ 0 USP- USP+ USP- USP+ USP- USP+ USP- USP+ USP- USP+ USP- USP+ USP- USP+ Pull-UP resistor O# O# O# +V_S 0 KL use 0Kohm RP RP RP RP System sub board sub board SS G R WiMX sub board-top.k_0pr.k_0pr.k_0pr.k_0pr +V TRY# STOP# FRME# REQ# +V EVSEL# PLOK# PERR# REQ# +V INT# INT# INT# INT# +V_S O0# O# O# O# 0 0 E E E E E F F F F F F G G G G G G G G G G G H H H H H H J J J J J J K K K L L L L L M M M M M M M M M M M M N N N N N N N N N N N N N N N P P P P P P P P P P [] [] [] [] [] [] [] [] [] [0] [] [] [] [] [] [] [] [] [] [0] [] [] [] [] [] [] [] [] [] [0] [] [] [] [] [] [] [] [] [] [0] [] [] [] [] [] [] [] [] [] [0] [] [] [] [] [] [] [] [] [] [0] [] [] [] [] [] [] [] [] [] [0] [] [] [] [] [] [] [] [] [] [0] [] [] [] [] [] [] [] [] [] [0] [] [] [] [] [] [] [] [] [] [00] [0] [0] [0] [0] [0] [0] [0] [0] [0] [0] [] [] [] [] [] [] [] [] [] [0] [] [] [] [] [] [] [] [] [] [0] [] [] [] [] [] [] [] [] [] [0] [] [] [] [] [] [] [] [] [] [0] [] [] [] [] [] [] [] [] [] [0] [] [] [] [] [] [] [] [] [] [0] [] [] [] [] [] [] [] [] [] [0] [] [] [] [] [] [] [] [] [] [0] [] [] [] [] P R R R R R R R R R T T T T T T T U U U U U U U U U U V V V V V V W W W W Y Y Y Y E E E E E E E E E F F F F F F G G G G G G G0 G H H H H H H UE IH-M Platform Reset U PLT_RST-R# +V PLTRST#,,,,,, Rev. Stuff R0, N U PROJET : ZG Quanta omputer Inc. Size ocument Number Rev IH-M (US & MI & PIE & PI) *TSH0FU R0 0_ R 00K_ ate: Thursday, June 0, 00 Sheet of

13 PT_SM S_WKE# PLK_SM SERIRQ LKRUN# PM_SYSRST# PM_TLOW#_R NSWON# SM_LERT# RI# L_LK SMLINK0 KSMI# SMLINK IH_PWROK VS_IH_SUS VS_IH_SUS TPVSUSLN TPVSUSLN VREF GPLL_R_L VREF_SUS TP_IHVSUS TP_IHVSUS TP_IHVSUS LP_P# PM_TLOW#_R LKRUN# SMLINK0 SERIRQ S_WKE# VR_PWRG_K0 SMLINK E_SI# KSMI# L_LK NSWON# PM_RSMRST# M_I0 M_IH LKUS_ PM_PRSLPVR SM_LERT# IH_PWROK RI# PM_SYSRST# M_I0 M_I M_I RST_H# VREF VREF_SUS +.V_PIE_IH GPLL_R GPLL_R_L PT_SM PLK_SM RYI0 RYI E_RSMRST# RYI RYI0 M_IH LKUS_ M_I RSMRST# IH_PWROK RST_H# R_PPE#SR R_PPE#R R_PPE#SR R_PPE#R M_I R_LI# R_LI# E_SI# EPWROK IMVP_PWRG,, LKRUN# SERIRQ, S_WKE#, THERM_LERT# SMK, SMT, PM_MUSY# PM_STPPI# PM_STPPU# SUS# SUS# NSWON# M_IH LKUS_ PM_PRSLPVR, S_EEP PM_SYSRST# PLTRST#,,,,,, E_SI# E_SMI# LI#, E_RSMRST# VR_PWRG_K0# VR_PWRG_K0 PLTRST#,,,,,, IERST# R_PPE#S R_PPE# R_WKE#S R_WKE# +V_S +V +VSUS +V_S +V +V +.V +.V +.V +.V +.V +.V +V_S VRT +V_S +V +.0V +V +V +V +.0V +V +.V_PIE_IH +V +V +V +V +V +V_S +V_S +.V +.V_PIE_IH +.V +V_S +V +V_S +V_S Size ocument Number Rev ate: Sheet of IH-M (POWER & GN) Thursday, June 0, 00 Size ocument Number Rev ate: Sheet of IH-M (POWER & GN) Thursday, June 0, 00 Size ocument Number Rev ate: Sheet of IH-M (POWER & GN) Thursday, June 0, 00 0mils GPIO /Suspend rail is a HW strap, don't pull down. M/ I Select S:m S:m S:0m S:m S:0m S:0m S:0m S:0m S:0m S:0m S:0m S:0m S:0m S:m S:u /mils /mils L:00m S:0m 0mils L:m 0mils S:0m VR PWRG IH PWROK LK GEN & PWR Rev. : Rev. : Rev R 0K_ R 0K_ R 0K_ R 0K_ Q N00E Q N00E R 0K_ R 0K_ R.K_ R.K_ R0 0K_ R0 0K_ R 0K_ R 0K_ 0u/0V_ 0u/0V_ R *00K_ R *00K_ T T R0 0K_ R0 0K_ 0 *0p/0V_ 0 *0p/0V_ u/0v_ u/0v_ 0 u/0v_ 0 u/0v_ R *00K_ R *00K_ T T L uh_ L uh_ T0 *P T0 *P R *.K_ R *.K_ R _ R _ u/0v_ u/0v_ R0 *.K_ R0 *.K_ R 0K_ R 0K_ H00H-0 H00H u/.V_ + 0u/.V_ R _ R _ R 0/F_ R 0/F_ 0 0 R *K_ R *K_ R 0K_ R 0K_ R0 0K_ R0 0K_ T T Quanta omputer Inc. PROJET : ZG Quanta omputer Inc. PROJET : ZG R K_ R K_ R *0_ R *0_ 0u/V_ 0u/V_ R *0_ R *0_ T T R 0_ R 0_ H00H-0 H00H-0 R.K_ R.K_ Q N00E Q N00E 0 0 T *P T *P R *_ R *_ T *P T *P T *P T *P R *K_ R *K_ U TSH0FU U TSH0FU R *K/F_ R *K/F_ T0 *P T0 *P R 0K_ R 0K_ R.K_ R.K_ 0 0 R 0K_ R 0K_ R 00/F_ R 00/F_ R 0_ R 0_ R 0K_ R 0K_ 0.0u/V_ 0.0u/V_ T T R0 00K_ R0 00K_ R *K_ R *K_ 0 0 R *0_ R *0_ R0 *00K_ R0 *00K_ R _ R _ R0 0K_ R0 0K_ 0 0.0u/V_ 0 0.0u/V_ R.K_ R.K_ Q N00E Q N00E *0p/0V_ *0p/0V_ R 00/F_ R 00/F_ T *P T *P R 0K_ R 0K_ L LMPGSN_ L LMPGSN_ u/0v_ u/0v_ 0 0 R 00K_ R 00K_ GPIO/ST0GP F GPIO/STGP H GPIO/STGP H GPIO/STGP E SMLK SMT LINKLERT# SMLINK0 SMLINK SPKR SUS_STT# SYS_RST# GPIO0/M_USY# GPIO GPIO GPIO E GPIO E0 GPIO0 0 GPIO/SMLERT# GPIO F GPIO E GPIO R GPIO E GPIO/STPPI# 0 GPIO0/STPPU# F GPIO R GPIO 0 GPIO/LKRUN# G GPIO/Z_OK_EN# GPIO/Z_OK_RST# U GPIO GPIO 0 GPIO E0 WKE# F0 SERIRQ H THRM# F0 VRMPWRG LK LK SUSLK 0 SLP_S# SLP_S# SLP_S# F PWROK GPIO/PRSLPVR TP0/TLOW# PWRTN# LN_RST# RSMRST# Y RI# GPIO GPIO GPIO E ST SM SYS GPIO GPIO GPIO locks Power MGT U IH-M ST SM SYS GPIO GPIO GPIO locks Power MGT U IH-M R *0K_ R *0K_ R *0K_ R *0K_ T *P T *P R 00/F_ R 00/F_ R 00/F_ R 00/F_ VREF[] G0 VREF[] VREF_Sus F Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [0] Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] E Vcc [] E Vcc [] E Vcc [] F Vcc [] F Vcc [0] G Vcc [] G Vcc [] H Vcc [] H Vcc [] J Vcc [] J Vcc [] K Vcc [] K Vcc [] L Vcc [] L Vcc [0] M Vcc [] M Vcc [] N Vcc [] N Vcc [] P Vcc [] P Vcc [] R Vcc [] R Vcc [] R Vcc [] R Vcc [0] R Vcc [] T Vcc [] T Vcc [] T Vcc [] T Vcc [] T Vcc [] U Vcc [] U Vcc [] V Vcc [] V Vcc [0] W Vcc [] W Vcc [] Y Vcc [] Y Vcc_[] VccMIPLL G Vcc [] Vcc [] Vcc [] Vcc [] Vcc [] E Vcc [] F Vcc [] F Vcc [] G Vcc [] H VccSTPLL Vcc_[] H Vcc [0] 0 Vcc [] Vcc [] 0 Vcc [] 0 Vcc [] E0 Vcc [] F0 Vcc [] F Vcc [] G Vcc [] H VccUSPLL VccSus_0/VccLN_0[] VccSus_0/VccLN_0[] Y Vcc_0[] L Vcc_0[] L Vcc_0[] L Vcc_0[] L Vcc_0[] L Vcc_0[] L Vcc_0[] M Vcc_0[] M Vcc_0[] P Vcc_0[0] P Vcc_0[] T Vcc_0[] T Vcc_0[] U Vcc_0[] U Vcc_0[] V Vcc_0[] V Vcc_0[] V Vcc_0[] V Vcc_0[] V Vcc_0[0] V VccSus_/VccLN_[] V VccSus_/VccLN_[] V VccSus_/VccLN_[] W VccSus_/VccLN_[] W Vcc_/VccH U VccSus_/VccSusH R V_PU_IO[] E V_PU_IO[] E V_PU_IO[] H Vcc_[] Vcc_[] Vcc_[] 0 Vcc_[] Vcc_[] Vcc_[] Vcc_[] G Vcc_[0] G Vcc_[] G Vcc_[] Vcc_[] Vcc_[] Vcc_[] Vcc_[] 0 Vcc_[] Vcc_[] F Vcc_[] G Vcc_[0] G Vcc_[] G VccRT W VccSus_[] P VccSus_[] VccSus_[] VccSus_[] VccSus_[] VccSus_[] G VccSus_[] K VccSus_[] K VccSus_[] K VccSus_[0] K VccSus_[] L VccSus_[] L VccSus_[] L VccSus_[] L VccSus_[] L VccSus_[] M VccSus_[] M VccSus_[] N Vcc [] Vcc [0] Vcc [] T Vcc [] F Vcc [] G Vcc [] Vcc [] VccSus_0[] K VccSus_0[] VccSus_0[] G0 Vcc [] Vcc [] H Vcc [] H Vcc [] J Vcc [0] J VccSus_[] E ORE VGP V PUX US TX RX IE US ORE PI UF IH-M ORE VGP V PUX US TX RX IE US ORE PI UF IH-M T *P T *P R *0_ R *0_ + 0u/.V_ + 0u/.V_

14 QS- QS+ +.VSUS,, QM[:0] R_VREF +.VSUS N,, M[:0] M[:0] VREF M M Q M0 M Q0 Q Q QM0 QS0- M0 0, QS0- QS0+ QS#0 M, QS0+ QS0 Q M M Q M Q M Q Q 0 M M Q M0 Q QM Q M QS-, QS- MLKO+ QS+ QS# K0 0, QS+ QS K0# MLKO- M M M Q0 Q M Q Q 0 0,,,,,,,,,, QS- QS+ KE S# OT QS- QS+ QS- QS+ SMT SMK +V M M QS- QS+ QS- QS+ M M0 M M QM M M S M M M M M M M0 S0 SWE# SS# M M QS- QS+ M M M M QM M M0 M0 M QS- QS+ M M M M0 QM M M SMT SMK Q Q QS# QS Q Q Q Q M N Q Q KE0 V N _ V V V0 0/P 0 WE# V S# S# V OT Q Q QS# QS Q Q Q0 Q M Q Q 0 Q Q NTEST 0 QS# QS Q0 Q Q Q M Q Q S SL V(SP) P00 R SRM SO-IMM (00P) TYO_0-0 Q0 Q N M Q Q Q Q QS# QS 0 Q0 Q KE V V V 0 V RS# S0# V OT0 V N Q Q M Q Q Q Q QS# QS Q Q Q Q K K# M Q Q Q0 Q QS# QS Q Q S0 S M M PM_EXTTS#0 QM M M M M0 M M M M M M M M0 S SRS# S# OT M M M QM M M M M M M M M QM M M M M QS- QS+ M M R R Rev. hange N P/N to GMK000 (Standard type) PM_EXTTS#0 QS-, QS+, KE S# OT QS-, QS+, MLKO+ MLKO- QS-, QS+, 0K_ 0K_ +V SMbus address LOK, KE, lose to IMM,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, M0 S OT M OT0 0 M M M M S#0 M M SWE# M M M M M0,, M0,, SS#,, SRS#,, KE0 R_VREF Termination resistor S# M OT S# KE KE KE S# OT M Standard Type H:.mm.u/.V_ M0 S OT M RN X_ OT0 0 M M RN X_ M M S#0 RN X_ M M SWE# M RN0 X_ M M M M0 RN X_ M0 SS# SRS# KE0 RN X_ S# M RN RN OT S# RN KE KE R _ R0 _ R _ R _ +.VSUS 0.u/.V_.u/.V_.u/.V_.u/.V_.u/.V_.u/.V_ +.VSUS RN X_ VTERM X_ X_ X_ M M M0 M M M M M M S0 SS# SWE# SRS# M M M S rev. dd in R, R0, R, R RN X_ M RN X_ M M0 M M RN X_ M M M M RN X_ S0 SS# SWE# SRS# RN X_ M M M S ate: Thursday, June 0, 00 Sheet of +V Quanta omputer Inc. PROJET : ZG VTERM VTERM VTERM Size ocument Number Rev R SO-IMM(00P).u/.V_

15 ,,,,,,,,,,,,, QM0 QM QM QM M[:0] QM0 QM QM QM R 0_ R 0_ R 0_ R 0_ MLKO0+ MLKO0- RN QS0+ QS0- RN0 QS+ QS- RN0 QS- QS+ RN QS- QS+ 0X_ QSR0+ QSR0-0X_ QSR+ QSR- 0X_ QSR- QSR+ 0X_ QSR- QSR+ QMR0 QMR QMR QMR M MR M RN MR M0 MR0 M 0X_ MR M MR M RN MR M 0X_ MR M MR M MR M0 RN MR0 M 0X_ MR M MR M MR M M RN 0X_ MR MR M MR M0 MR0 M RN MR M 0X_ MR M MR M M M M RN 0X_ MR MR MR MR M MR M RN0 MR M 0X_ MR M MR M MR M0 RN MR0 M 0X_ MR M MR OT0 OTR0,, OT0 OTR0,, S#0 SR#0,, S#0 SR#0,, R_VREF MR0 MR MR MR MR MR MR MR MR MR MR0 MR MR R0 R R KER0 OTR0 SWER# SRSR# SSR# SR#0 R_VREF M M0 M M M M N M N M N M N M P M P M P M M M0 P M R M L 0 L L K KE K OT K WE K RS L S L S J LK+ K LK- J LK+ K LK- J VREF 0 0.0u/V_ +.VSUS J VL u/.v_ U Hynix G 0.0u/V_ 0.0u/V_ 0.0u/V_ VQ VQ VQ VQ VQ VQ E VQ G VQ G VQ G VQ G P N J E +.VSUS V V E V J V M V R F H H F E 0.0u/V_ E R R R N_ N_ N_ N_ N_ L J Q0/LQ0 Q/LQ Q/LQ Q/LQ Q/LQ Q/LQ Q/LQ Q/LQ Q/UQ0 Q/UQ Q0/UQ Q/UQ Q/UQ Q/UQ Q/UQ Q/UQ QS0/LQS QS0/LQS QS/UQS QS/UQS QM0/LM QM/UM G G H H H H F F F E F MR MR0 MR MR MR MR MR MR MR0 MR MR MR MR MR MR MR QSR+ QSR- QSR+ QSR- MLKO0+ MLKO0- QMR QMR 0 MR0 MR MR MR MR MR MR MR MR MR MR0 MR MR R0 R R KER0 OTR0 SWER# SRSR# SSR# SR#0 M M0 M M M M N M N M N M N M P M P M P M M M0 P M R M L 0 L L K KE K OT K WE K RS L S L S QS0+ QS0- QS+ QS- QS- QS+ QS- QS+ MLKO0+ MLKO0- J VREF 0 0.0u/V_ u/.v_ +.VSUS J VL U Hynix G 0.0u/V_ 0.0u/V_ 0.0u/V_ VQ VQ VQ VQ VQ VQ E VQ G VQ G VQ G VQ G P N J E +.VSUS V V E V J V M V R F H H F E 0.0u/V_ E R R R N_ N_ N_ N_ N_ L J Q0/LQ0 Q/LQ Q/LQ Q/LQ Q/LQ Q/LQ Q/LQ Q/LQ Q/UQ0 Q/UQ Q0/UQ Q/UQ Q/UQ Q/UQ Q/UQ Q/UQ QS0/LQS QS0/LQS QS/UQS QS/UQS QM0/LM QM/UM G G H H H H F F F E F MR MR0 MR MR MR MR MR MR MR MR MR MR MR MR MR MR0 QSR0+ QSR0- QSR+ QSR- MLKO0+ MLKO0- R_VREF QMR QMR0 0 R0,, 0 R0,, SRS# SRSR#,, SRS# SRSR#,, R,, R,, M0 MR0,, M0 MR0,, M MR,, M MR,, M MR,, M MR,, KE0 KER0,, KE0 KER0,, M0 MR0,, M0 MR0,, M MR,, M MR,, M MR,, M MR,, M MR,, M MR,, SWE# SWER#,, SWE# SWER#,, SS# SSR#,, SS# SSR#,, M MR,, M MR,, M MR,, M MR,, M MR,, M MR,, M MR,, M MR,, M MR,, M MR,, M MR,, M MR,, R,, R,, Layout Notes: placement between MLKO0+ R 00/F_ MLKO0- R 00/F_ +.VSUS VSUS 0.0u/V_ 0.0u/V_ 0.0u/V_ 0.0u/V_ 0.0u/V_ 0.0u/V_ 0.0u/V_ 0.0u/V_ 0.0u/V_ 0.0u/V_ 0.0u/V_ 0.0u/V_ 0.0u/V_ Quanta omputer Inc. PROJET : ZG Size ocument Number Rev R_MOULE_RNK ate: Thursday, June 0, 00 Sheet of

16 +.VSUS +.VSUS,,,,,,,,,,,,, QM QM QM QM M[:] Layout Notes: placement between R 00/F_ MLKO+ R 00/F_ QM QM QM QM RN 0X_ M MR M MR M MR M MR RN 0X_ M MR M MR M MR M MR RN 0X_ M MR M MR M MR M0 MR0 RN 0X_ M MR M MR M MR M MR RN 0X_ M0 MR0 M MR M MR M MR RN 0X_ M MR M MR M MR M MR RN 0X_ M0 MR0 M MR M MR M MR RN 0X_ M MR M MR M MR M MR R0 0_ R 0_ R 0_ R 0_ RN QS- QS+ RN QS+ QS- RN QS+ QS- RN QS- QS+ 0X_ QSR- QSR+ 0X_ QSR+ QSR- 0X_ QSR+ QSR- 0X_ QSR- QSR+ QMR QMR QMR QMR u/.v_ MR0 MR MR MR MR MR MR MR MR MR MR0 MR MR R0 R R KER0 OTR0 SWER# SRSR# SSR# SR#0 MLKO+ MLKO- R_VREF MLKO+ MLKO- R_VREF 0 0.0u/V_ 0 0.0u/V_ 0.0u/V_ 0.0u/V_ 0.0u/V_ M M M N N N N P P P M P R L L L K K K K L L J K J M0 M M M M M M M M M M0 M M 0 KE OT WE RS S S LK+ LK- LK+ LK- VREF Hynix G U Reserve for On-oard RM Rev. : Remove Thermal sensor U,,R0,R0 +.VSUS VL J VQ VQ VQ VQ VQ VQ E VQ G VQ G VQ G VQ G V V E V J V M V R P N J E F H H F E E R R R N_ N_ N_ N_ N_ L J Q0/LQ0 Q/LQ Q/LQ Q/LQ Q/LQ Q/LQ Q/LQ Q/LQ Q/UQ0 Q/UQ Q0/UQ Q/UQ Q/UQ Q/UQ Q/UQ Q/UQ QS0/LQS QS0/LQS QS/UQS QS/UQS QM0/LM QM/UM G G H H H H F F F E F MR MR0 MR MR MR MR MR MR MR0 MR MR MR MR MR MR MR QSR+ QSR- QSR+ QSR- QMR QMR,, MR[:0],, R[:0],, KER0,, OTR0,, SWER#,, SRSR#,, SSR#,, SR#0 u/.v_ U E0 E E V W# SL S *T0N-SH-T SMus RESS : 0 For On oard SP EEPROM u/V_ 0.0u/V_ 0.0u/V_ 0.0u/V_ R *0_ SWER# SRSR# SSR# SR#0 +V MR0 MR M M MR M MR N MR MR N N MR N MR P MR P MR P MR0 M MR P MR R R0 R L L R L KER0 K OTR0 K 0 0.0u/V_ K K L L J K J * M0 M M M M M M M M M M0 M M 0 KE OT WE RS S S MLKO- QS- QS+ QS+ QS- QS+ QS- QS- QS+ MLKO+ MLKO- VREF U J Hynix G VL SMK,, SMT,, VQ VQ VQ VQ VQ VQ E VQ G VQ G VQ G VQ G P N J E +.VSUS V V E V J V M V R F H H F E E R R R N_ N_ N_ N_ N_ QSR+ QSR- QSR+ QSR- QMR QMR Quanta omputer Inc. PROJET : ZG Size ocument Number Rev R_MOULE_RNK ate: Thursday, June 0, 00 Sheet of L J Q0/LQ0 Q/LQ Q/LQ Q/LQ Q/LQ Q/LQ Q/LQ Q/LQ Q/UQ0 Q/UQ Q0/UQ Q/UQ Q/UQ Q/UQ Q/UQ Q/UQ QS0/LQS QS0/LQS QS/UQS QS/UQS QM0/LM QM/UM G MR G MR H MR H MR H MR H MR F MR F MR MR MR MR MR MR MR MR0 MR F E F

17 +V VPU HLL SENSOR R 00K_ L POWER SWITH R 0K_ +V mil MER POWER +V _POWER Rev. hange R0 from K to 0K L has PU 00K, Maybe can save this PU on M/ RT ISPON RT_R RT_G RT_ R0 0K_ Q N00E Q TEU 0 L# Q N00E S +V R R R 0/F_ 0/F_ 0/F_ R 0K_ LI# MR E--F_ES R 00K_ 0p/0V_ +V 0p/0V_ L L L *VPORT_ 0p/0V_ LI#, INT_LVS_LON E_FPK# SSM ohms_ ohms_ ohms_ 0p/0V_ INT_LVS_IGON EMI reserve RTV RT_R RT_G RT_ VPU RT_ LONG LON# T_ RTHSYN RTVSYN LK_ L 0_ LV mil LISHG LV :. (Rush current), 0. (max), 0.(Typ) +V +V 0 0.u/V_ 0.u/V_ 0 0p/0V_ 0p/0V_ Q PTTT R 00K_ 0.u/V_ 0 N0 RT R 00K_ Q O0 mil LV L MOULE +V MI_T MI_LK MI_LK REV : G noise suppression 000p/0V_ R0 Q O0 *0_ V_LIGHT LV +V _POWER R 0_ TXLLKOUT- TXLLKOUT+ TXLOUT0- TXLOUT0+ TXLLKOUT- TXLLKOUT+ USP- USP+ TXLOUT- TXLOUT+ TXLOUT- TXLOUT+ PHL_LK PHL_T +V L_VJ _POWER LV LV _POWER ISPON L_VJ TXLOUT- TXLOUT+ TXLOUT- TXLOUT+ TXLOUT0- TXLOUT0+ PHL_LK PHL_T +V _POWER_ON# V_LIGHT."(.V): ZG supply V Rev. : Remove L,, R 0.u/0V_ 000p/0V_ R 0K_ PHL_LK 0K_ PHL_T Q N00E 0.0u/V_ 0.u/V_ 0.u/V_ Q N00E 0.u/V_ T R _ 0u/.V_ 0.0u/V_ 0.u/0V_ 0.u/0V_ 0.u/0V_.u/V_ + 0u/0V_ R N E-0F +V +V 0.u/V_ RTV RT_YP RT_R RT_G RT_ Rev. : replace resister 0 with bead for EMI issue U V_SYN SYN_OUT SYN_OUT V_ YP SYN_IN V_VIEO SYN_IN VIEO_ VIEO_ VIEO_ GN IP _IN 0 _IN _OUT _OUT RT_VSYN RT_HSYN RT_SL RT_S LK_ T_ R _ R _ RT_VSYN RT_HSYN RT_SL RT_S VSYN_R HSYN_R RTV R0 R0.K_.K_ L _ L _ S RTVSYN RTHSYN RT_SENSE# *VPORT_ RT_SL RT_S RT_SENSE# R0 R0 *0p/0V_ *0p/0V_ *0p/0V_ *0p/0V_.K_.K_ RTV RTVSYN RTHSYN LK_ T_ +V ISPON R 00K/F_ Q N00E INT_LVS_PWM Q N00E ONTRST R R 0_ L_VJ Rev. : Reserve for panel without ISPON pin Quanta omputer Inc. PROJET : ZG *0_ * Size ocument Number Rev RT/LVS ate: Thursday, June 0, 00 Sheet of

18 HOLE *H-P- HOLE H-P- HOLE *H-P- HOLE *H-P- SREW HOLE HOLE0 HOLE *H-P- HOLE HOLE *H-N HOLE *H-P- N-PTH Rev. : Remove HOLE, HOLE dd HOLE N KEYOR 0 0 K ONN MX MX MX MY0 MY MY MX MY MY MY MY MY MY MX MY MX MX MY0 MY MX0 MY MY MY MY MX MX MX MY0 MY MY MX MY MY MY MY MY MY MX MY MX MX MY0 MY MX0 MY MY MY MY MX MX MX MY0 MY MY MX MY MY MY MY MY MY MX MY MX MX MY0 MY MX0 MY MY MY MY 00 size P *0pX_ P *0pX_ " TOUH P OR Rev. : Remove T/P conn.-n, 0, 0, 0 MM000II F@ x, H@ x, O@ x SS x H x " x." TOUH P ONNETOR +V HOLE H@H-TP HOLE H@H-TP HOLE H-P- HOLE *H-P- HOLE H-IP- HOLE *H-ox0dx0n P *0pX_ P *0pX_ P *0pX_ P *0pX_ SW SW 00 N TP_R# TPLK_ TPT_ +VTP TP_L# 0p/0V_ L NH0KF-T0 0 L NH0KF-T p/0V_ R.K_ L NH0KF-T0 0 R.K_ TPLK TPT +V TPLK TPT HOLE H@H-TP HOLE H@H-TP Rev. : Swap pin & for touch pad function fail. Rev. : SMT line suggest to change switch P/N Quanta omputer Inc. PROJET : ZG Size ocument Number Rev K/TP/HOLE ate: Thursday, June 0, 00 Sheet of

19 Speaker mplifier FRONT-L.u/.V_ FRONT-R.u/.V_ INSPKL+ INSPKR+ OGN OGN OGN LINE OUT mplifier _MUTE RYPSS LYPSS SE/TL 0 p/0v_ 0K/F_ HPL- U G SURR-L 0 HPL- R.u/0V_ INL OUTL +V_V PV PGN +NV MUTE# NV TGN SURR-R HPR- R SHN#.u/0V_ 0K/F_ INR OUTR HPR- p/0v_ Gain = -(Rf/Ri) R 0K/F_ MUTE 0 0 +V_V +V_O MP_MUTE# S EP S Z_RESET#_UIO *S SENTL MUTE# *S M." udio onn..u/0v_.u/0v_ R0 00K_ FRONT-L- R FRONT-L- 0K/F_ LIN FRONT-R- R0 FRONT-R- 0K/F_ RIN R 0K/F_ 0p_ LIN R 0K/F_ RIN 0p_ R 0_ R OGN +V_O +V_V.u/0V_ SHN 0K/F_ LV RV RYPSS LYPSS OGN HPL T N SENTL L OGN HPR L0 mplifier POWER Rev. : Remove N, R, R, R, R,,, U SE/TL G V ROUT+ ROUT- LOUT+ LOUT- THRMP GN/HS GN/HS GN/HS GN/HS GNP GNP GNP GNP 0 VOL IN/IN R *K_ OGN 0 /F_ /F_ OGN INSPKR+ INSPKR- INSPKL+ INSPKL- INSPKR- INSPKR+ INSPKL- INSPKL+ LINE OUT OGN SPEKER N L 0_ INSPKR-N L 0_ INSPKR+N L 0_ INSPKL-N L 0_ INSPKL+N SPEKER-ON *0p/0V_ *0p/0V_ *0p/0V_ *0p/0V_ +V_V.u/0V_ HPL_SYS HPR_SYS Rev. : hange L, L0 to res ohms Vendor suggestion R0 +V L +V_V +V L +V_O 00K_ FMH0HM FMH0HM 0mil _MUTE 0 Q.u/0V_.u/0V_.u/0V_.u/0V_ N00E R0 *K_ u/0v_ OGN SENTL 0 0p_ 0p_ OGN.u/0V_ U0 OGN VOUT +NV MUTE# + /SHN OGN - GN G0 OE V_OE OGN OGN MI_LK R R SURR-L SURR-R EP 0K/F_ Rev. : hange R to bead EMI Requirement 0u/.V_ +V MI_T odec Power MIROPHONE FRONT-L FRONT-R SENSE Z_ITLK_R Z_SIN MI-VREFO-R R +Z_V MI-VREFO-L R nd source : G-0TU L00000 R R 0_ *0_ MI_L MI_R R0 R0 K_ K_ MI_L MI_R L L 0_ 0_ MI_L MI_R R R *0_ *0_ MI_L MI_R R *0_ * * LOSE U * *0p/0V_ *0p/0V_ * *000p/0V_ 0 *000p/0V_ T 0 bead/0_ U FRONT-R MONO-OUT V V FRONT-L HP-OUT-L/SURR-L JREF HP-OUT-R/SURR-R N N N MI_LK EP SPIFO MI-/GPIO0 Sense MI-/GPIO N MI-VREFO-R ST-OUT GPIO IT-LK MI-VREFO 0 LINE-VREFO ST-IN MI-VREFO-L V L-GR V_OE +V L FMH0HM V_OE U 0mil OUT IN R GN 0.u/0V_ SET SHN.u/0V_ *.K/F_ R *MX OGN VOUT =. ( +R/R ) *0K/F_ R R.V.K 0K OGN VREF SYN 0 RESET# V PEEP LINE-L.K_ MI_R.K_ MI_L 0u/.V_ V_OE LINE-R MI-R MI-L -R 0 -GN -L MI-R MI-L N N Sense.Vrms R PEEP EEP_ 0K_ R _ R 0_ *p/0v_ +.V +V u/0v_ 00P/0V_ 0 OGN.u/0V_ MI-R MI_R SENSE R INT. MI. Rev. : Vendor suggestion MI-L MI_L.u/0V_ Rev. : Remove, because analog-mi not use R0 R0 K_ R *0_ R 0_.u/0V_ 0K/F_.K/F_ MI_J# LINEOUT_J# S_EEP Z_RESET#_UIO Z_SYN_UIO Z_SIN0 Z_ITLK_UIO Z_SOUT_UIO +Z_V Rev. : Vendor suggestion Rev. : Remove R, R, for internal-mi Rev. : Remove N, N0, N, R0, R, R, R, R, R,, 0,,,,, R, R, R,, OGN Tied at one point only under the codec or near the codec OGN Size ocument Number Rev OE/MP/M Quanta omputer Inc. PROJET : ZG ate: Thursday, June 0, 00 Sheet of

20 US on M/, US_EN# VPU.u/0V_ U0 GPU IN OUT IN OUT OUT EN# GN GN- O# VUS_M USO#0 USP_0- USP_0+ USP0- USP0+ R 0_ L *WM-0-00T + 00u/.V_ U N V GN - GN + GN GN GN US_ONN R 0_ Rev. : hange choke, resister size H H VN VP H H *M-0SO VUS_M Rev. : dd in ES protector LE on M/ VPU Rev. : Swap pin & LE LE-SURSYG-G/ PS LE +V Q0 SS R 0/F_ LE LE-SYG-Green PSLE# PSLE_ TT LE R R 0/F_ 0/F_ TT LE NUM LE Q SS R0 0/F_ LE LE-SYG-Green NUMLE# NUMLE_ HR_GR_LE_# HR_M_LE_# +V +V STORGE_LE_# Q0 SS Q SS TLE0# TLE# H LE LE LE-SYG-Green.", ST only stuff this. Rev. Stuff R R 0/F_.", F only stuff this R0 0/F_ R.K_ R *0K/F_ STLE# FLE# SS, stuff this LE on Main Side: - harger (Green/ bler) - Storage H/ SS/ Media (Gereen) - aps (Green) - Num (Green) R0 0/F_ Rev. Remove Q SS_LE# SS_LE# Quanta omputer Inc. PROJET : ZG Size ocument Number Rev US on oard/le ate: Thursday, June 0, 00 Sheet 0 of

21 LN X'tal MHz Rev. : E hange value to pf X'tal second source : G0000 Rev..R need to implement LN_LE0# at rev. + Rev. :. Move Y, R,, MHZ p/0v_ V p/0v_ No_stuff *u/.v_ to Top layer V TRL RSET MLKX MLKX LE/EESK LE/EEI LE/EEO EES V 0 V/V PERST PLTRST#,,,,,, LN_WKE# R0 *0_ R EES 00 R 0_ MI0+ MI0- X-TX0- PETX+ PETX- PELK+ PELK- PERX+ PERX- 0/00 Transformer MI0- MI0+ MI- MI+ Rev. : No_stuff U V MIP0 MIN0 N/F MIP MIN GN N/MIP N/MIN N/MIP N/MIN V MI+ MI- PETX+ PETX- PELK+ PELK- PERX+ PERX- X-TX0- X-TX0+ X-TX-G0 X-TX-G X-TX- X-TX+ V EV + *u/.v_ VTRL/SROUT GN RSET VTRVSR N/VSR N/ENSWREG KTL KTL N/V 0 N/LV_PLL LE0 V RTL0EL V GN HSIP HSIN REFLK_P REFLK_N EV HSOP HSON EGN N/SMLK N/SMT 0 V LE/EESK LE/EEI LE/EEO EES GN V 0 V ISOLTE LNWKE LKREQ ISOLTE LKREQ R RJ V V V LN_T# V X-TX+ X-TX- X-TX0+ LFE-R /F_ /F_ GN LN_LINK# V LN_LE0# +V V Rev. : Remove LN_LINK# LN_T# V S_WKE#, PME# V +V PIE_WKE# Rev. : hange R & R value from 0 to 0 ohms EEPROM MLKX MLKX LN Power u/0v_ *00p/0V_ +V_S 0 *00p/0V_ Rev. : N stuff 0.0u/V_ 0.0u/V_ U R0.K/F_ R R 000p/KV_ *0K_ 0 R0 R R 0_ R 0_ 0 *00p/0V_ S S *0_ 0K_ Q N00E 0 Y- Y+ RX-/- N/- N/+ N/- TX-/0- N/+ RX+/+ T- T+ T N N T R- R+ TX- TX+ 0 T N N T RX- RX+ TX+/0+ G- G+ 0 RJ-ONN *00p/0V_ GN R00 K_ K_ R LE/EESK LE/EEI LE/EEO R R 0K_.K_.K_ U V S V SK I ORG O GN *TN Y GN V Rev. : No stuff U & 00 replaced by E-fuse in RTL0E E V Quanta omputer Inc. PROJET : ZG WIE TRE Size ocument Number Rev LN_RTL0EL/RJ ate: Thursday, June 0, 00 Sheet of * R 0_

22 ST H ST O N GN GN RXP RXN GN TXN TXP GN.V.V.V 0 GN GN GN V V V GN RSV GN V 0 V V ST_RXN0 ST_RXP0 +VST 0.0u/V_ 0.0u/V_ ST_TXP0 ST_TXN0 ST_RXN0 ST_RXP0 R 0_ 0u/0V_ 0u/.V_ +V +V Rev. Remove R, 0,,,, 0 Rev. Remove ST O elete,, R from OM GN H@ST-H- ZT card connector SS connector PK R K_ +.V_F +.V_F +V PIG# R R *0K_ *0K_ 0 SS_LE# 0 IERST# P P P P P P P P0 PIOR PIORY PK P P0 PS FLE# +.V_F R *.K_ F_RST# P P P P P P P P0 PIOR PIORY PK P P0 PS FLE# N L-0RL-TN F_SEL# P P P0 P P P P P PREQ PIOW IRQ# PIG# P PS Rev. : hange connector from F(N) to ZIF(N) hange R from to 0 ohms P P P0 P P P P P PREQ PIOW IRQ# P PS +.V_F +.V_F F_SEL# Rev. : hange R to N Remove R, R, R, R, R, R0 +.V_F 0 R 0 *K_ +V F NH0KF-T u/0V_ +V USP- USP+ N +V US- US+ GN Rev. : hange pin to low active Rev. : pin for sandisk pin0 for intel Quanta omputer Inc. PROJET : ZG Size ocument Number Rev ST-H/O/F/SS ate: Thursday, June 0, 00 Sheet of 0u/0V_ N N N N N 0 SS@SS_ONN

23 ." MINI-ard I (WLN/WiMX) +V +V +.V." MINI-ard I (WLN/ WiMX) *0U/0V_ 0 0u/0V_ 0.00u/0V_ 0u/0V_, LKREQ_WLN# S_WKE# +V, SERIRQ LPRQ# PIRST# PLK_EUG R Q *N00E R0 0_ R0 0_ R0 0_ R0 0_ *0K_ WLN_WKE# N ebug(pirst#) ebug(pilk) GN +.Vaux +.Vaux GN GN PETp0 PETn0 GN GN PERp0 PERn0 GN PETX+ PETX- PERX+ PERX- PELK+ PELK- R 0_ Q *N00E GN REFLK+ REFLK- GN LKREQ# WKE# +.V GN 0 +.V LE_WPN# LE_WLN# LE_WWN# GN 0 US_+ US_- GN SM_T SM_LK 0 +.V GN +.Vaux PERST# W_ISLE# 0 GN GN 0 +.V GN +.V R +V +.V WLN_LE# *0_ +.V RF_EN_WLN +.V +V +V +V R R0 0_ WL_SMT WL_SMLK PIERST#_WL LPFRME#, LP, LP, LP, LP0, WLN_LE# Rev. R need to implement at rev.c *0K_ *0U/0V_ ctive Low WLN_LE# USP+ USP- PLT_RST-R# RF_EN REV : WLN reset noise eliminate Rev. : Remove N, RN, RN, RN +V G MINI R R +G_V *0K_.": mm ( FHMS0).":.mm (FHSFR0) +.V +G_V +G_V +V +V *0U/0V_ N GN PETp0 PETn0 GN GN PERp0 PERn0 GN UIM_ GN GN REFLK+ REFLK- GN LKREQ# WKE# +.V GN 0 +.V LE_WPN# LE_WLN# LE_WWN# GN 0 US_+ US_- GN SM_T SM_LK 0 +.V GN +.Vaux PERST# W_ISLE# 0 GN GN UIM_VPP UIM_RST UIM_LK UIM_T 0 UIM_PWR +.V GN +.V G_LE# +V R *0K_ R 0_ G_SMT G_SMLK G_MINI_LE# UIM_VPP UIM_RST UIM_LK UIM_T UIM_PWR +V L *0U/0V_ ctive Low G_MINI_LE# USP+ USP- PLTRST#,,,,,, SMT SMK 0p/0V_ +V Q *@N00E +.V Q0 *@N00E G_SMT G_SMLK Rev. No stuff - RP, Q, Q0 Not used by G module 0 RP 0,, +V +.V 0u/0V_ SMT 0.00u/0V_ +V Q *N00E R 0_ 0u/0V_ RP *.KX WL_SMT +V SIM R The value of the capacitor is suggest by Siemens HQ expert. For against 00MHz RF interference. The value of capacitor is pf. For against 00MHz RF interference. The value of capacitor is 0pF. nf/0nf value capacitor use for against ES purpose. UIM_PWR p/0v_ +V,, SMK Q *N00E WL_SMLK UIM_LK 0 SIM R SIGNLS ROUTE PRLLEL JSIM LK() N/() N/() GN GN GN() V() VPP() RST() T() GN GN UIM_PWR UIM_VPP UIM_RST UIM_T 0.u/0V_ UIM_T 0p/0V_ UIM_RST p/0v_ u/0V_ losed JSIM UIM_RESET UIM_LK p/0v_ p/0v_ H H VN VP H H UIM_VPP UIM_PWR UIM_T p/0v_ R 0_ Quanta omputer Inc. PROJET : ZG Size ocument Number Rev Mini-ard/WL/G/SIM Thursday, June 0, 00 ate: Sheet of

24 VPU PWRLE# Q SS R VPU PWR_LE_GR_ mean Green color that is S0, S 0/F_ PWRLE_GR_ Rev. : Remove WLN & G LE driving transister (Q, Q, R, R) Rev. : Remove RN, RN US#=>." (Left side) or." (Right-Front side) SUSLE# Q SS PWR_LE_M_ mean mber color that is S, S, S R 0/F_ PWRLE_M_ " US/PWR TN oard US/LE oard Rev. : Remove N, N, U, U,, 00,,." ard-reader / US / Kill SW / POWER SW Rev. : Reserve for US cardreader PE0TX+ PE0TX- USP+ USP- PE0LK+ PE0LK- USP- USP+ PE0RX+ PE0RX-,,,,,, PLTRST# R_PPE# R_WKE# MI_J# MI_L MI_R RN *@0X_ VUS_RIGHT N ES_-0P V R K_ +V R K_ NSWON# +V_R_R R0 0_ PWRLE_M_ PWRLE_GR_ WLN_LE# G_MINI_LE# VPU R 0K_ FOR R (ESY ON): SHORT PIN & => SYSTEM ON NSWON# KILL_SW_WL# KILL_SW_G# +V WLN_LE# G_MINI_LE# USP- USP+ USP- USP+ LINEOUT_J# HPL_SYS HPR_SYS VPU.u/0V_ 0, US_EN# OGN IN OUT IN OUT OUT EN# GN GN- O# OGN VUS_RIGHT.u/0V_ USO# PWR_LE_M_ mean mber color that is S, S, S PWR_LE_GR_ mean Green color that is S0, S LE on aughter oard Side: - PWR (Green/ bler) - WLN/ WiMax (mber) - G (Green) Quanta omputer Inc. PROJET : ZG Size ocument Number Rev PIe-ardreader/External-US ate: Thursday, June 0, 00 Sheet of

25 VPU, LPFRME#, LP0, LP, LP, LP LLK_E,,,,,,, VPU.u/0V_ LKRUN# G0 KRST# E_SI# E_FPK# PLTRST# 0, US_EN# SERIRQ E_SMI# 0 T p/0v_ MY0 MY MY MY MY MY MY MY MY MY MY0 MY MY MY MY MY KILL_SW_G# KILL_SW_WL# MLK MT N_MLK N_MT R L S MX0 MX MX MX MX MX MX MX TPLK TPT T T K0HS0 0mil RE_KEY SERIRQ EGN E_SMI#R MX0 MX MX MX MX MX MX MX MY0 MY MY MY MY MY MY MY MY MY MY0 MY MY MY MY MY TPLK TPT E_KX E_KX p/0v_ EGN LFRME L0 L L L LLK Rev. hange x'tal package to low profile GPIO/LRQ LREST +VPU V V V V V GPIO/LKRUN S SI#_uR ESI/GPIO 0M_ Y.KHZ 0 MLK MT 0 N_MLK N_MT R K/F_ 0 GPIO/SMI KSIN0 KSIN KSIN KSIN KSIN KSIN 0 KSIN KSIN KSOUT0/JENK KSOUT/TK KSOUT/TMS 0 KSOUT/TI KSOUT/JEN0 KSOUT/TO KSOUT/RY KSOUT KSOUT KSOUT 0 KSOUT0 KSOUT KSOUT/GPIO KSOUT/GPIO KSOUT/GPIO KSOUT/GPIO/XOR_OUT GPIO0/KSOUT GPIO/KSOUT GPIO/SL GPIO/S GPIO/SL GPIO/S GPIO/PSLK GPIO/PST 0 GPIO/PSLK GPIOPST GPIO/PSLK GPIO/PST G0 KRST GPIO0/LPP GPIO/PWUREQ SERIRQ KX/KLKIN KX WPE 0u/.V_ V 0 GN GN GN GN GN GN LP K U / / EGN GPIO SPI SM IR TIMER PS/ FIU VORF_uR +V V GPIO0/T GPIO0/ GPIO0 GPIO0/ GPIO/SL GPIO0/IRTX 0 GPIO/S 0 GPIO/_PWM GPIO/H_PWM GPIO/T GPIO0/F_PWM GPIO/TK GPIO/TMS 0 GPIO/TI GPIO/E_PWM GPIO/IRRXM/TRST GPO/SL GPIO0/TO GPIO/T GPIO/IRTX/RY GPIO/S GPIO GPO/TRIS 0 GPO/R0 GPIO 0 GPIO/T GPIO0/T GPIO/T GPIO/_PWM GPIO/_PWM GPIO/_PWM GPIO/G_PWM GPIO/SPI_I GPO/SPI_O/SHM GPIO/SPI_SK GPIO/IRRX/SIN GPIO0/IRRX_IRSL0 GPIO/IRTX/SOUT GPIO/IRRXM/SIN_R GPIO/IRRXL GPIO/IRTX GPO/SOUT_R/R GN 0 0 K0HS0 L0 VORF GPI0/0 GPI/ GPI/ GPI/ 00 GPIO0/ 0 GPIO0/ GPI/0 0 GPI/ 0 GPI/ 0 GPI/ 0 F_SI F_SO F_S0 0 F_SK GPIO/LKOUT 0 u/0v_ 0 V_POR VREF 0.u/0V_ TEMP_T PIE_WKE# -SET V-SET HP_MUTE# HWPG NSWON#_uR VSUSON R0 MUTE_EEP RT_SENSE# RF_EN ELL-SET RSMRST#_uR PWROK_E_uR.VSUSON ur_sout_r SPI_SI_uR SPI_SO_uR_R SPI_S0#_uR SPI_SK_uR_R E_LOK V_POR# VREF_uR LLK_E R0 *_ *0p/0V_ For PILK T T T T T T T T R0 0_ R _ T0 S R 0_ T R _ SPI_SO_uR SPI_SK_uR R.K_ VPU R 0_ +VPU +VSUS 0K_0PR 0 MX MX MX MX MX MX MX MX0 RN +VSUS TEMP_MT PIE_WKE# IMNT VFN ctive High IN NSWON# LI#, SUS# SUSLE# TLE0# 0 TLE# 0 VRON MINON 0,, MP_MUTE# SUSON 0, G_EN Rev. : /# S_ON NSWON# _POWER_ON# ctive Low FNSIG ONTRST NUMLE# 0 PWRLE# PSLE# 0 RT_SENSE# RF_EN E_RSMRST# SUS# EPWROK I/O RESS SETTING ER I SPI FLSH 0 R0 R SHM SM US PU VPU HWPG HWPG_.V SYS_HWPG HWPG_.0V HWPG_.V R MLK MT N_MLK N_MT RT_SENSE# SPI_SI_uR R0 RF_EN N_MLK N_MT SPI_SO_uR SPI_SK_uR 0K_ SPI_S0#_uR MY0 ur_sout_r Index Eh I/O ddress ORE EFINE ata XOR TREE TEST MOE Eh Fh Fh SHM=0: Enable shared memory with host IOS / omfirm by vendor mail : isabled ('') if using FWH device on LP. Enabled ('0') if using SPI flash for both system IOS and E firmware Rev. : require by E R R R R R R R R R _.K_.K_.K_ U SO VPU +V INTERNL KEYOR STRIP SET VPU VPU VPU WX0IG / omfirm by vendor mail : If the Southbridge enables 'Long Wait bort' by default, the flash device should be 0MHz (or faster) +V R 0K_ R R.K_.K_ SL S U0 WP L0 HWPG Quanta omputer Inc. PROJET : ZG Size ocument Number Rev WPE_0G & FLSH ate: Thursday, June 0, 00 Sheet of SI SK E S S S S 0K_ 0K_ *0K_ 0K_ 0 V GN V HOL WP 0

ZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga

ZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga TVOUT TFT L Panel." WSXG+ X'TL M VI RT luetooth US US P P P P P amera Module(.M) P in ardreader (SMS ) P US US Port x US0~ P VI TVout LVS VG Media-ay O/nd H/nd attery P X'TL.MHZ lock Generator H IS0GLF

More information

CPU Thermal Sensor GMT781-1 EXT.CLOCK GEN ICS954226AG-T. 533 MHZ Memory Dual channel DDR II CHANNEL A DDR II CHANNEL B 1X PCI-E<PORT1> 2.

CPU Thermal Sensor GMT781-1 EXT.CLOCK GEN ICS954226AG-T. 533 MHZ Memory Dual channel DDR II CHANNEL A DDR II CHANNEL B 1X PCI-E<PORT1> 2. NRL lok IGRM PU YONH/MERON eleron u-fpg PIN PU Thermal Sensor GMT- EXT.LOK GEN ISG-T attery In / & harge FS RT x -SU -Pin L " Square XG RT Hx LVS MHZ N LISTOG GML R II HNNEL R II HNNEL MHZ MHZ Memory ual

More information

ZH2 Block Diagram. Yonah/Merom INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 533/667 MHz SDVO CALISTOGA-GM 1466 FCBGA TVOUT RGB. Page : 6 ~ 11 DMI I/F

ZH2 Block Diagram. Yonah/Merom INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 533/667 MHz SDVO CALISTOGA-GM 1466 FCBGA TVOUT RGB. Page : 6 ~ 11 DMI I/F LOK GEN IS0G V /.V / 0V Page :.V / 0.V /.V Page :.V /.0V Page : Page : Page : Page : PU ORE TTERY HRGER HOST MHz/MHz PI-E 00MHz VG MHz US MHz PI MHz REF MHz VPU V_PU V_S V_S VSUS VSUS V V 0V.VSUS.V 0.VSUS

More information

TE1 Block Diagram. Intel. Merom (35W) FSB(667/800MHZ) Page 18 CRT. PCI-E 16X Lan. Crestline GM 533/ 667 MHZ DDR II. Page 5,7,8,9,10,11.

TE1 Block Diagram. Intel. Merom (35W) FSB(667/800MHZ) Page 18 CRT. PCI-E 16X Lan. Crestline GM 533/ 667 MHZ DDR II. Page 5,7,8,9,10,11. P STK UP TE lock iagram LYER : TOP LYER : S LYER : IN LYER : V LYER : IN LYER : IN LYER : S LYER : OT V_ORE HMI Page LE PNEL Page HMI RT Page 0 Transmitter Sil Page L PNEL Page LE river I Page zalia SVO

More information

MODEL REV CHANGE LIST ZL9. Preliminary Release

MODEL REV CHANGE LIST ZL9. Preliminary Release E MOEL REV HNGE LIST ZL Preliminary Release Page : dd.pf for Signal quanlity Page : dd R0 0om for UM. Page : seprate STLE# for IE interrupt. Page :add R 0ohm for M-T. Page : enlarge H,H to mm for VG sink

More information

P STK UP LYER : TOP LS lock iagram LYER : S LYER : IN LYER : IN LYER : V LYER : OT V_ORE +.V +.V +.V +.VSUS +VPU +V_S +VSUS +V +VPU +V_S +V SMR_VTERM SMR_VREF HMI Page TV-OUT Page RT Page L(WXG+.W) Page

More information

SHELBY-INTEGRATED CLOCKS ICS PG 17. sdvo SI1362 PG 18 USB2.0 (P5,P6) USB2.0 (P3,P4) USB2.0 (P7) 1394 CONN PG 25 USB2.

SHELBY-INTEGRATED CLOCKS ICS PG 17. sdvo SI1362 PG 18 USB2.0 (P5,P6) USB2.0 (P3,P4) USB2.0 (P7) 1394 CONN PG 25 USB2. IMVP- PU VR PG RUN POWER SW PG UIO ST00 PG, / +V_SR +VSUS PG /TT ONNETOR TT SELETOR TT HRGER POWER / R-SOIMM PG, R-SOIMM PG, ST - H PG Internal Media ay -ROM PG S/PIF to OK PG udio Jacks PG RJ to OK PG

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

FP7 (CULV) BLOCK DIAGRAM

FP7 (CULV) BLOCK DIAGRAM FP (ULV) LOK IGRM P STK UP 0 L HI TOP GN IN IN V OT PU SU00 eleron FS /00/0 P (G) 0W PGE,, PU THERML SENSOR PGE LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# LK_PIE_VG,LK_PIE_VG#.MHz LOK GEN RTMN-0-V-GRT PGE RIII-on

More information

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031

MODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031 MOEL REV HNGE LIST Model Page T/ M OR FROM TO T/ M TM00 TM00 PGE --- Enable LKM from clokc generator for the PLL circuit of, and disable the ocsillator circuit of PI PLL. PGE --- Remove H/W shutdown circuit

More information

ZE lock iagram (Intel edar Trail-M Platform) 0 HMI ONN P I0 HMI.a I x edarview-m 00 / 0MHz (.W) & (.W) (nm) Micro-FG (xmm) R III,00/0 MT/s hannel LK Gen. SLGLVV P UNUFFERE RIII SOIMM R-/F LK/, H= P LVS/eP

More information

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23

DC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23 E-UM ESIGN VER : RUN POWER SW PG /TT ONNETOR TT HRGER PG PG othan ( Micro-FPG) PG, / V_SR VSUS PG PU VR PG LOKS PG R-SOIMM PG, R-SOIMM PG, MHZ R I FS MHZ lviso GM/GML PG PG,,,0, LVS TVOUT VG Panel onnector

More information

P STK UP LYER : TOP LYER : SGN LYER : IN PU ORE ISL Li / lock iagram PU Penryn PU THERML SENSOR.MHz 0 LYER : IN LYER : V LYER : OT P (upg)/w LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# REFLK,REFLK# REFSSLK,REFSSLK#

More information

othan RJ lock iagram PIN (micro F-PG) P,,, w, w inch XG, SXG+ / MHz VI M/M LVS L P LVS lviso GM/PM RII / UNUFFERE RII SOIMM P Hyper memory P,, R/G/ RT PIE Lanes P R/G/ PIN (micro FG) P,,, RII / UNUFFERE

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

Quanta Computer Inc. REV 3A PROJECT : ZO1 COVER SHEET 1 OF 1 PROJECT LEADER: JIM HSU DOCUMENT NO: 204 DATE :2007/04/14 MB ASSY'S P/N : 31Z01MB00XX

Quanta Computer Inc. REV 3A PROJECT : ZO1 COVER SHEET 1 OF 1 PROJECT LEADER: JIM HSU DOCUMENT NO: 204 DATE :2007/04/14 MB ASSY'S P/N : 31Z01MB00XX MOEL: Z0 Motheroard REV: HNGE LIST: FIRST RELESE PGE0.. R,, MOIFY to EP P/N:SF PGE0.. STUFF HOLE P/N:FZ00000,. STUFF HOLE,, P/N:FE000,. STUFF HOLE P/N:FZ00000 PGE0.. STUFF HOLE, P/N:FZ00000,. STUFF HOLE

More information

CPU NORTH BRIDGE SOUTH BRIDGE

CPU NORTH BRIDGE SOUTH BRIDGE 0_lock iagram 0_System Setting 0_Power Sequence 0_lock Gen_ISLPR 0_iamondville_US 0_iamondville_PWR 0_N-GMS(HOST) 0_N-GMS(MI) 0_N-GMS(GRPHI) 0_N-GMS(R) _N-GMS(PWR) _N-GMS(PWR) _N-GMS() _S-IHM(PWR) _S-IHM()

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

Z06 SYSTEM BLOCK DIAGRAM

Z06 SYSTEM BLOCK DIAGRAM OM MRK IV@: INT VG EV@: STUFF FOR EXT VG SP@: STUFF FOR UM or VG X'TL.MHz LOK GENERTOR IS: SELGO: SLGSPTTR RII SO-IMM 0 SO-IMM P Z0 SYSTEM LOK IGRM P ual hannel R /00 MHz Penryn ufpg N antiga P, P FS /00/0

More information

SVT-2 REV : 3C

SVT-2 REV : 3C / ( VRM & VR0 ) MX0 P / ( VRM ) MXETG P / ( VRM & V0R ) MX & F P / ( VM & VM ) MX0ETU PU ORE ( VPUORE ) ISL HRGER MXETI TSURUMI KVT P P P0 ( V & V & VR & VR ) P R II SOIMM0 R II SOIMM VR R_VREF V0R P,0

More information

Sapporo 1.0 BLOCK DIAGRAM

Sapporo 1.0 BLOCK DIAGRAM PU ORE.V/.V /.V/.VM VPU/VPU Sapporo. LOK IGRM P P P Merom Pins (Micro-FG) P,P PU Thermal Sensor MX P.MHz lock Generator K P.V/SMR_VTERM/SMR_VREFP TT HRGER MX/ ISHRGE VM_LN_SW/V_S/V_K/VSUS/V P V/VSUS P

More information

Penryn 479 ufcpga. NB Cantiga

Penryn 479 ufcpga. NB Cantiga OM MRK IV@: INT VG EV@: STUFF FOR EXT VG SP@: STUFF FOR UM or VG X'TL.MHz LOK GENERTOR IS: SELGO: SLGSPTTR RII SO-IMM SO-IMM P P ual hannel R / MHz Penryn ufpg N antiga FS / MHz P, P, P, P, P, P, P P,

More information

SY3. BlOCK DIAGRAM. Intel. TigerPoint. Intel PineView-M VGA LCD. USB CNN x2. Bluetooth WWAN. Camera

SY3. BlOCK DIAGRAM. Intel. TigerPoint. Intel PineView-M VGA LCD. USB CNN x2. Bluetooth WWAN. Camera SY lok IGRM LOK GEN SLGSPVTR 0 PU Thermal Sensor Intel PineView-M R/G/ VG attery In / & harge MHZ RII SO-IMM Micro-G LVS L Max. G US NN x luetooth SIM Socket WWN US.0 Intel MI x TigerPoint PI-E PI-E ST

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

VER : 3A. Thermal Sensor & Fan P37 LVDS. E-switch PI2PCIE412-DZHE LVDS MXM III-NB8E (GT/SE/GLM) VRAM 256M VRAM 512M P18 HDMI HDMI P19 P17 SPDIF_MXM

VER : 3A. Thermal Sensor & Fan P37 LVDS. E-switch PI2PCIE412-DZHE LVDS MXM III-NB8E (GT/SE/GLM) VRAM 256M VRAM 512M P18 HDMI HDMI P19 P17 SPDIF_MXM Module Y Mini PI (for ebug) P H / O (ST) P P X'TL.MHz LOK GENERTOR YLFXT RII SO-IMM RII SO-IMM P H (ST) P H / O (PT) P P in ard Reader ontroller R P,P in ard Reader connector P ST ST PT PI us MX(Maddog.)

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

Model Name: 8I945GMF. Revision 1.0

Model Name: 8I945GMF. Revision 1.0 Model Name: IGMF SHEET TITLE Revision.0 SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM TS: MEROM/-PM/IH-M/NM-SE LOK IRM LOK EN. ISLPRLF-T R VRM*(X) Merom PE ufp FN Thermal sensor F PE PE,, PE FS 00 MHz LVS nvii NM-SE PE RT PE POWER RESTLINE PM PIE * PE ~ R-II SO-IMM R MHz VORE PE 0 SYSTEM

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

DC/DC NVDD/+1.2V +3V/+5V +1.05V/+1.8VSUS/+1.8V/+0.9V +1.5V/+2.5V. HOST BUS 533/667 MHz. Page 12,13,14,15 INT_LVDS INT_TVOUT INT_VGA +2.

DC/DC NVDD/+1.2V +3V/+5V +1.05V/+1.8VSUS/+1.8V/+0.9V +1.5V/+2.5V. HOST BUS 533/667 MHz. Page 12,13,14,15 INT_LVDS INT_TVOUT INT_VGA +2. INT@:UM XT@:iscrete V@:M VRM V@:M VRM G@:LN 0 G@:LN G@:LN 0 0.V 0.VSUS.VSUS R-SOIMM Page 0, R-SOIMM Page 0, Parallel-H Page L (odec) & MP Page 0 Multi-ay Head phone Page Internal-MI Page LIN-IN Page Page

More information

CPU Intel Penryn (Socket P) 3,4. FSB 800/1067 MHz. Cantiga GM LVDS. Panel CRT VGA. x4 DMI. 34 x 34mm 1329 FCBGA HDMI 10~15 DMI X4.

CPU Intel Penryn (Socket P) 3,4. FSB 800/1067 MHz. Cantiga GM LVDS. Panel CRT VGA. x4 DMI. 34 x 34mm 1329 FCBGA HDMI 10~15 DMI X4. NOTE " UM lock iagram 00/0/ PU Intel Penryn (Socket P), FS 00/0 MHz Thermal Sensor G0 FN 0 0 LOK GEN. ISLPRSGLFT RII SOIMM, RII antiga GM x MI LVS VG Panel RT RII SOIMM, RII x mm FG HMI LEVEL SHIFTER PERIOM

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

QUANTA COMPUTER INC.

QUANTA COMPUTER INC. QUNT OMPUTER IN. PGE ontent PGE ontent 0 0 0 T PGE OVER T LOK IGRM NW/PS (HOST US) NW/PS (POWER/N) MH (Host bus) MH (GP bus & HU I/F) GMH (PWR & GN) GMH R- & R- IH-M(PU,PI,IE) IH-M (US,HU,LP) IH-M(POWER&GN)

More information

UW3 Block Diagram. XDP Page 31. Page 3~5. Port x3 WWAN. Page 20 Page 16. Page 6~10. SIM Card. Page 20 AUDIO CODEC IDT 92HD79BX

UW3 Block Diagram. XDP Page 31. Page 3~5. Port x3 WWAN. Page 20 Page 16. Page 6~10. SIM Card. Page 20 AUDIO CODEC IDT 92HD79BX P STK UP L LYER : TOP LYER : SGN LYER : IN LYER : IN LYER : V LYER : OT SYSTEM POWER +VPU/+VPU(RT) R SMR_VTERM +.VSMVREF/+.VSUS(RT) PGE PU ORE RT GFX ORE(RT) PGE +.V(RT) PGE +.V(RT) PGE VP.V(RT) PGE PGE

More information

Merom. Page 3,4 HOST. 667/800MHz NORTH BRIDGE INTEL. Crestline. Page 5 ~ 10. DMI Interface SOUTH BRIDGE INTEL ICH8-M.

Merom. Page 3,4 HOST. 667/800MHz NORTH BRIDGE INTEL. Crestline. Page 5 ~ 10. DMI Interface SOUTH BRIDGE INTEL ICH8-M. MS- VER :.0 0 : LOK IRM 0 : PLTFORM 0 : Merom- (HOST US) 0 : Merom- (POWER/N) 0 : RESTLINE- (HOST US) 0 : RESTLINE- (MI/V) 0 : RESTLINE- (R) LVS 0 : RESTLINE- (POWER-) Page 0 : RESTLINE- (POWER-) 0 : RESTLINE-

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

Intel ECX Form Factor POC Board Based on Intel 915GM Chipset

Intel ECX Form Factor POC Board Based on Intel 915GM Chipset Intel EX Form Factor PO oard ased on Intel GM hipset TITLE OVER SHEET LOK IGRM PU K- LOK SYNTHESIZER INTEL GM GMH R SO-IMM INTEL FM IH-M IH IE,F,US,FP LVS,ST,FWH,PS/ LN(INTEL QM/ER) SUPER I/O(WHF),F,IO

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL SHEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: IGME TITLE Revision.0 SHEET TITLE OVER SHEET LOK IGRM OM & P MOIFY HISTORY 0 P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

VM9M Block Diagram Intel UMA

VM9M Block Diagram Intel UMA hexainf@hotmail.com GRTIS - FOR FREE lock iagram Intel UM VER : F POWER /TT ONNETOR PG TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V PG PG Penryn ( Micro-FPG) PG, 00/0 MHz antiga FN & THERML EM--IZL-TR

More information

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31] V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2

BIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2 TITL over She_ lock iagram General Spec. hange Lise omponent Size Processor North ridge South ridge lock Synthesizer) Sdram imms PI-x Slot Pci Slot PI-x Slot I onnectors TX Power & ypass P OM, PS, US,

More information

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14 A ISIONS ZONE LTR ESRIPTION ATE APPROVE A INITIAL RELEASE --_0:0 J 0 0 0,,,, AF JP PAR [:0] ON PIV 0 SO LAV EN LK PHYS M LK STAT_A M0 M R R R R R R R 0K J J AR AR[:0] AR AR AR AR0 AR AR[:0] AR AR AR AR0

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

Power. Video out. LGDC Subsystem

Power. Video out. LGDC Subsystem Power LE_UX# LG Evaluation System: Mainboard Revision: P Reference I: 00 # Video out LG Subsystem _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I[..0] LE_UX# _N[..0] SM[..0] I/O ISP_LK I[..0] ISP_[..0]

More information

Penryn / Cantiga / ICH9-M

Penryn / Cantiga / ICH9-M PU THERML SENSOR.V PG RII-SOIMM RII-SOIMM 0.V_R_VTT.V_SUS.V V_R_MH_REF PG, Web am on L US V luetooth US V_SUS US PORT X US0~, V_SUS Fingerprint US O(fixed) V Internal H V.V PG PG PG PG PG PG HP SPI FLSH

More information

ZR1 Block Diagram PCIE. Yonah / Merom. INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 667/533MHz. Calistoga 945GM / 945PM / 940GML 1466 BGA TVOUT RGB

ZR1 Block Diagram PCIE. Yonah / Merom. INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 667/533MHz. Calistoga 945GM / 945PM / 940GML 1466 BGA TVOUT RGB LOK GEN IS0 Page : V /.V / 0V Page :.V / 0.V / VP Page : NVV /.V Page : PU ORE /.V Page : TTERY HRGER Page : HOST 00/MHz PI-E 00MHz VG MHz US MHz PI MHz REF MHz VPU V S SUS VSUS V V V_S 0.VSUS 0.V VP NVV.V.V

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

Lenovo Caucasus 2 (Pine Trail) Block Diagram

Lenovo Caucasus 2 (Pine Trail) Block Diagram VTERM(+.V) VTT(+.V) +.VSUS +.V +VMEM +.V +.V VPU +.V +VS L_.V L_V +V XP Thermal Sensor RT." L TS Panel Lenovo aucasus (Pine Trail) lock iagram RG LVS Pineview Micro-FG X MI VI[:] +/- PU_LK +/- HLK OT_LK

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector.

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE - Power us and Switches

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0 0 - limentacion 0 - onector Externo 0 - daptacion Puerto Serie 0 - Modem SIM00 TT_VOLTGE VN_ TX TX_U RX_GSM RX_GSM HRGE_STTUS P. RX RX_U TX_GSM TX_GSM ST_ ST_ P. P. P. P. R 0 R 0 TR_U RI_U TR_GSM TR_GSM

More information

Carrier Board Design Guide

Carrier Board Design Guide arrier oard esign Guide for OM Express Modules (OM.0 R.0) 0.0-000-00 opyright opyright 0-0 VI Technologies Incorporated. ll rights reserved. No part of this document may be reproduced, transmitted, transcribed,

More information

POWER Size Document Number Rev Date: Friday, December 13, 2002

POWER Size Document Number Rev Date: Friday, December 13, 2002 R0 [ /W 0 0.00uF/00V - D0 KP0M L0 L D0 N 0 00uF/00V 0 0.uF R0 M [ /W R0 M [ /W R0 M [ /W R0 M [ /W 0 0.00uF/KV D0 PS0R 0 0uF R0 00K [ W D0 FR0 R0 0 [ /W O O T0 O,, POWER X'FMR 0, D0 DQ0 R [ /W 0.00uF/00V

More information

Centrino DOTHAN CELEROM-M. Page : 3, 4 PCIE. HOST BUS 533MHz HOST BUS 400MHz ALVISO 1257 BGA LVDS RGB TVOUT. Page : 5 ~ 8 DMI I/F PCIE ICH6-M 609 BGA

Centrino DOTHAN CELEROM-M. Page : 3, 4 PCIE. HOST BUS 533MHz HOST BUS 400MHz ALVISO 1257 BGA LVDS RGB TVOUT. Page : 5 ~ 8 DMI I/F PCIE ICH6-M 609 BGA V /.V / V Page :.V /.V Page :.V /.V /.V Page : PU ORE Page :.V Page : TTERY HRGER Page : TTERY SELET Page : VPU V_LWYS V V V_S VSUS VSUS.VSUS.V.V MVREF_M SMR_VTERM.V_S.V GP_V (.V).VT VTT V_ORE VG_ORE.V_VG

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information

SIT REV : 3A

SIT REV : 3A Inverter"WXG VIN(V): W.V: W Power / converter Page 0~ lcok Gen. K0-M PU IS0 / P-M(othan)/eleron IS0 Page / Page V lock iagram SIT RV : 00-0- SVIO Page RT Page lviso-gm R /00 Page //// Page /0 WLN Mini-PI

More information

SVT REV : 3B

SVT REV : 3B Inverter"WXG VIN(V): W.V: W Power / converter Page 0~ lcok Gen. K0-M PU IS0 / P-M(othan)/eleron IS0 Page / Page V lock iagram SVT RV : 00-0- SVIO Page RT Page lviso-gm R /00 Page //// Page /0 WLN Mini-PI

More information

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF. POWER_KEY POWER_OFF US_IN WKEUP H_ET HG_STTUS PLYKEY +VRT VT VUS +VRT LI_.V LI_.V VUS VT VTT VTT VTT +V +V +V +V VTT V +V T uf uf R k R k uf uf R k R k VIN VOUT U XPM U XPM Vbat ON ON ON ON KW ON/OFF KW

More information

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND R White R Red _TX_Q_P J 0-0 0 _TX_I_P _TX_I_N _TX_Q_P _TX_Q_N L _TX_I_P _TX_I_N.R -d ttenuator.r.r 00pF_0V JP SM _TX_Q_P _TX_Q_N _TX_Q_P _TX_Q_N GN VV VV VV_TX VV VV VV_TX Modulator L L PowerSupply J POWER

More information

Virtex 5 FF1738 DUT. Single Ended Socket Clocks 2X. Differential SMA Clocks 2X. Differential SMA MGT Clocks 2X D. Upstream Connector.

Virtex 5 FF1738 DUT. Single Ended Socket Clocks 2X. Differential SMA Clocks 2X. Differential SMA MGT Clocks 2X D. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE 0- Power us and Switches

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2 --00_: RV;E,F,G,H,J,K,L,M,N,P,R V;H,H,J,J,K,K,L,L,M,M,N,N,P,P V;,,,,,,,E,E,F,F,G,G SMOE MOE S EXP EXP EXP0 HIPI HIIPI HIPI HIPI0 EXTFILTER GN_ GN_0 IN- IN+ EN- EN+ VREF V_ES N RY PLK PULK LK SYN SYN SYN

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

MA1 SYSTEM BLOCK DIAGRAM. Intel Dothan/Yonah Processor. 478 ufcpga. VinaFix.com P3,4. FSB 533/400MHz. Alviso-GM GMCH PCI-EXPRESS 82875GM/GME

MA1 SYSTEM BLOCK DIAGRAM. Intel Dothan/Yonah Processor. 478 ufcpga. VinaFix.com P3,4. FSB 533/400MHz. Alviso-GM GMCH PCI-EXPRESS 82875GM/GME M (.V &.VSUS ) P M SYSTEM LOK IGRM 'TL.M S ( VP.V ) S ( VG_ORE ) M ( VPU & VPU) M ( PU_ORE ) TTERY HRGER TTERY SELET ISHRGE TO Port Replicator MI IN JK P H (PT OR ST) V YV H(PT & P ST)/-ROM/US F Line-in

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2 SEGMENT LE ISPLY R MUX MUX MUX MUX R nf SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ U R xt P P P P P P P P MX MX ss SL S P P P P P P P P nf S SEG_SL SEG_S SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_ SEG_I_SL_

More information

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11 Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &

More information

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/

A[0..14] A[0..15] D[0..7] A[0..15] D[0..7] D[0..7] R/W I/O Phi0 MAP R/W R/W. I/O Phi0 MAP. Phi0 MAP. ROMDIS Phi2. ROMDIS Phi2. Id: 1/ Power power.sch udio SOUN_OUT audio.sch Phi P[0..] P[0..] Phi P[0..] P[0..] PU Phi P[0..] P[0..] [0..] [0..] I/O MP ROMIS Phi [0..] [0..] I/O MP ROMIS Phi UL [0..] [0..] VI_S MP ula.sch LUE RE SYN M[0..]

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0.

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0. .V_MU.V_MU N V0LT P V N V N V N V N V 0.0U ES solution 0 0.0U J 0.0U J 0.0U J PV TP 0.U U 0 V WP SL VSS S T0 R 0 0 R R.K.K _WP_ R.K SU_SL SU_S SU_S R.V TP TP TP TP0 G J 0 00 TP TP TP TP TP TP R R R R R+

More information

Am186CC and Am186CH POTS Line Card

Am186CC and Am186CH POTS Line Card RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to

More information

Renesas Starter Kit for RL78/G13 CPU Board Schematics

Renesas Starter Kit for RL78/G13 CPU Board Schematics Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port

More information

Merom / Crestline / ICH8-M

Merom / Crestline / ICH8-M VI ocking(rq) US (US) X LN 0/00/G MOEM udio/spdif JK RT/S-Video Parallel/Serial Port VI Port PS Port * attery harger VI / 0 hrontel PG US PORT X US0~ PG US~ PG Modularity PT O/H UX attery PG PG 0 SVO RII-SOIMM

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information