Lenovo Caucasus 2 (Pine Trail) Block Diagram

Size: px
Start display at page:

Download "Lenovo Caucasus 2 (Pine Trail) Block Diagram"

Transcription

1 VTERM(+.V) VTT(+.V) +.VSUS +.V +VMEM +.V +.V VPU +.V +VS L_.V L_V +V XP Thermal Sensor RT." L TS Panel Lenovo aucasus (Pine Trail) lock iagram RG LVS Pineview Micro-FG X MI VI[:] +/- PU_LK +/- HLK OT_LK L_LK PE_LK MEMLK, MEMLK, H PU VORE IMVP lock Gengerator R / SO-IMM (Up to G) KM... US RJ- HP/Mic Int. Mic SPIF Int. SPK.W X Ethernet LN // M H OE X-Z Int. K T/P PI-e PS LISLTR X,Y,Z H udio ITE IT attery Tigerpoint -MMP LP US SPI Flash harger ST PI-e PI-e/US US USX US US." H/SS Mini PIe Slot Mini PIe Slot ard Reader U US PORT X amera onn. T onnector WLN (Half) WWN / SIM (Fully) (Option TV) in ard Reader Socket amera Module.M / VG Quanta omputer Inc. Size ocument Number Rev lock iagram PROJET : FL ate: Thursday, November, Sheet hexainf@hotmail.com

2 Table ontents Voltage Rails & Power States PGE ESRIPTION Schematic lock iagram POWER PLNE V VT VPU VPU +V_S +V_S +VSUS +VSUS +V +V ESRIPTION dapter Power Pulg In attery Power System Power (dapter or attery Power) System lways Power System lways Power System ux Power (Wake Up On LN) System ux Power (Wake Up On LN) System ux Power System ux Power System Normal Power System Normal Power VOLTGE V V ~ V V ~ V V.V V.V V.V V.V ONTROL SIGNL PWM I PWM I S_ON S_ON SUS_ON SUS_ON Main_ON Main_ON S S S S Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y N N Y Y N N N N N /(Y) N /(Y) Y Y N /(Y) N /(Y) N N N N GN PLNE PGE ESRIPTION GN LL Size ocument Number Rev POWER MNGER Quanta omputer Inc. PROJET : FL ate: Thursday, November, Sheet

3 E U P/V_ LK_XIN_K add at / a-shian for Intel X PU HLK_PUN () +.V HLK_PUP () Y PUT.MHZ/P/PPM HLK_MHN () P/V_ PU_F HLK_MHP () R R _ LK_XOUT_K PUT_F *K_ PM_STPPU# X () PM_STPPU# LK_PIE_MIN () PM_STPPU# PM_STPPI# PU_STOP# PU_ITP/SR () PM_STPPI# LK_PIE_MIP () PM_STPPI# PI_STOP# PUT_ITP/SRT (,,,) PLK_SM_M REFSSLKP () R SMLK MHz_NonSS/SRT/SE (,,,) PT_SM_M REFSSLKN () *K_ SMT MHz_SS/SR/SE LKEN K_PWRG/P# OTT_/SRT REFLKP () REFLKN () LK REQ R /F_ LKUS R OT_/SR () LKUS_ PU_SEL PIE_REQ_H#_R Mapping REQ Mapping R.K/F_ US_MHz/FSL T PU_SEL R K/F_ LK_FS_R SRT/R#_ PIE_REQ_R#_R R /F_ FSL/TEST_MOE SR/R#_ PIE_REQ_R# () R#_ SR_ or SR_ +.V () M_IH del R R by a-shian / VP_K VP V_IO SRT LK_PIE_LNP ().U/V_ LK_PIE_LNN ().U/V_ VPLL_IO SR.U/V_ VSR_IO PIE_REQ_MINI#_R PIE_REQ_MINI# () U/.V_ VSR_IO SR/R#_G R /F_.U/V_ PIE_REQ_LN#_R PIE_REQ_LN# ().U/V_ VSR_IO SRT/R#_H R /F_.U/V_ VPU_IO SRT/STT LK_PIE_STP () : change ebug clk to same with E(for layout) SR/ST LK_PIE_STN () LKUS R M_IH_R () VR_PWRG_K# Q Need to confirm with Tony that NE R it is else pull high or down - LF K_ FS FS SEL SEL P/V_ *P/V_ FS SEL R PU_SEL R PU U/.V_ SR /F_ M_IH_R K/F_ V_K m.u/v_.u/v_.u/v_.u/v_.u/v_.u/v_ +.V R.K_ PI LKEN REF RESERVE LKEN () add at / a-shian US OT VREF VPI V V VSR VPU GNREF GNPI GN GN GN GNSR GNSR GNSR GNPU REF/FSL/TEST_SEL SLGSPVTR/ISLPRS Spread %. own. own. own. own. own. own. own PI/R#_ PI/R#_ PI/TME PI PI/_Select PI_F/ITP_EN PU_SEL PU_SEL PU_SEL SRT SR SR SRT SR/R#_E SRT/R#_F SRT SR Thermal P N R *_ LK_PIE_HN LK_PIE_HP PLK_E_R TME _SEL PLK_IH_MP_R R *_ LK_PIE_IHN () LK_PIE_IHP () LK_PIE_MINIP () LK_PIE_MININ () R _ T T PIE_REQ_H#_R R PIE_REQ_MINI#_R R PIE_REQ_LN#_R R TME R PIE_REQ_R#_R R PLK_IH_MP_R LK_PIE_RP () LK_PIE_RN () R _ R _ R R K_ /F_ : add R for request pin R PU_SEL () PU_SEL () PU_SEL () Swap pin define at / a-shian SY --> Reserve for H PLK_E () PLK_MP () PLK_IH () *K_ K_ K_ K_ K_ K_ +.V Select ITP_EN(PIN) * * PIN R#_ R#_E R#_F R#_G R#_H PIN / OT_ / OT_# SR_ / SR_# LLK or SR_ SR_ SR_ SR_ PIN/ SR#/SR ITP/ITP# SR_ PIN / LLK / LLK# M / M_SS Quanta omputer Inc. PROJET : FL Size ocument Number Rev lock Gen SLGSPVTR ate: Thursday, November, Sheet E hexainf@hotmail.com

4 P / R () MI_TXP () MI_TXN () MI_TXP () MI_TXN T K/F_ T T L R R W T V F F H G U XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ XP_RSV_ RSV RSV_TP RSV_TP RSV_TP RSV_TP RSV_TP RSV_TP RSV_TP RSV_TP Pineview U MI_RXP_ MI_RXN_ MI_RXP_ MI_RXN_? PINEVIEW_M VG MIS OF PINEVIEW_M MI REV =.? RT_RE RT_GREEN RT_LUE RT_IRTN RT T RT LK _IREF PL_REFLKINP PL_REFLKINN PL_REFSSLKINP PL_REFSSLKINN PM_EXTTS#_/PRSLPVR PM_EXTTS#_ PWROK RSTIN REV =. RT_HSYN RT_VSYN HPL_LKINN HPL_LKINP? MI_TXP_ MI_TXN_ MI_TXP_ MI_TXN_ M M N P P N L L P Y Y K J L W W G G H J VG_HSYN_R VG_VSYN_R VG_IREF VG_RE VG_GRE VG_LU R R VG T () VG LK () R REFLKP () REFLKN () REFSSLKP () REFSSLKN () R _ R K/F_ HLK_MHN () HLK_MHP () MI_RXP () MI_RXN () MI_RXP () MI_RXN () /F_ /F_ /F_ VG_RE VG_GRE VG_LU R R R PM_PRSLPVR (,) +.V IMVP_PWRG (,,) PLT_RST# (,,,) VG_HSYN () VG_VSYN () VG_RE () VG_GRE () VG_LU () XP PU XP_TMS XP_TI H_PREQ# XP_TK XP_TRST# /F_ /F_ /F_ () () L_KLT_EN L_KLTTL () LVS_LK () LVS_T () L_V_EN LTL_LK LTL_T LVS_LK LVS_T R _ R _ R _ R _ R _ U () INT_TXLLKN U LV LKM () INT_TXLLKP U LV LKP () INT_TXLOUTN R LV TM_ () INT_TXLOUTP R LV TP_ () INT_TXLOUTN N LV TM_ () INT_TXLOUTP N LV TP_ () INT_TXLOUTN R LV TM_ () INT_TXLOUTP R LV TP_ R.K/F_ LIGR LV_IG J LV_VG N LV_VREFH N LV_VREFL L LKLT_EN L LTL_LK LKLT_TL L LTL_T LTL_LK K LVS_LK LTL_LK K LVS_T L_LK K L_T H LV_EN +.V R *.K/F_ R *.K/F_ R.K/F_ R.K/F_ G PM E PM G PM F PM PM #/RSV PM #/RSV PM #/RSV PM #/RSV VP G XP_TI RSV TI XP_TK TO XP_TMS TK XP_TRST# TMS TRST_ THERM THERM THRM_ E THRM_? PINEVIEW_M REV =. LVS PU IH SMI_ M_ FERR_ LINT LINT IGNNE_ STPLK_ PRSTP_ PSLP_ INIT_ PRY_ PREQ_ THERMTRIP_ PROHOT_ PUPWRGOO GTLREF RSV RSV LKN LKP SEL_ SEL_ SEL_ VI_ VI_ VI_ VI_ VI_ VI_ VI_ RSV RSV RSV RSV RSV_TP RSV_TP EXTGREF E H_SMI# () H H_M# () H H_FERR# () F H_INTR () F H_NMI () E H_IGNNE# () F H_STPLK# () G IH_PRSTP# (,) G H_PSLP# () G H_INIT# () E F H_PREQ# E H_THERMTRIP# () H_PROHOT_# W H_PWRG H_PWRG () H_GTLREF H L E H HLK_PUN () J HLK_PUP () K PU_SEL PU_SEL () H PU_SEL PU_SEL () K PU_SEL PU_SEL () H PU_VI () H PU_VI () H PU_VI () G PU_VI () G PU_VI () F PU_VI () E PU_VI () L H K K H_EXGREF () LK_PIE_MIN () LK_PIE_MIP N N R R N N EXP_LKINN EXP_LKINP RSV RSV RSV RSV EXP_ROMPO EXP_IOMPI EXP_RIS RSV_TP RSV_TP L L L N P EXP_OMP EXP_RIS R R./F_ /F_ XP_PM# : Length<mil RSV_ RSV_ Pineview OF? PU_SEL PU_SEL PU_SEL R _ R _ R _ VP K J M L RSV_K RSV_J RSV_M RSV_L OF RSV_K RSV_L RSV_M RSV_N K L M N Pineview? +.V VP +.V +.V +.V H_THERMTRIP# (,,,) R _ PLT_RST# Q MMT R.K_ U TSHFU Tiger Point chipset follows this flow for THRMTRIP#. t boot (PLTRST# low), THRMTRIP# ignored. R K/F_.U/V_ H_THERMTRIP#_elay SYS_SHN# Q NW H_PROHOT_# E_PROHOT () R /F_ R K_ R K_ Q NW chang to short pad a-shian / R *_S H_PROHOT# () VP VP R R /F_ K/F_ H_EXGREF H_GTLREF Thermal Sensor +.V +.V R K/F_ R K_.U/V_ +.V U.U/V_ V SMLK () THRM# LERT SMT T_RIT_ + THERM MLK_THRM () MT_THRM () Themal I R.K/F_ U/.V_ R K/F_ U/.V_ P/V_ : add p(r) () SYS_SHN# SYS_SHN# GN - P/V_ Q EM--ZL-TR THERM NW Original LMIMM // charge to M--ZL-TR Quanta omputer Inc. PROJET : FL Size ocument Number Rev Pineview MI/isplay Thursday, November, ate: Sheet

5 M_LK M_LK# M_LK# M_LK R_VREF_P M S M S M S M_S# M_S# SM_ROMP M WE# SM_ROMP# M S# M_KE M_KE M RS# M_OT M_OT M M M M M M M M M M M M M M M M M M Q M Q M Q M Q M Q M Q M Q M Q M QS M QS# M QS M QS# M M M M M Q M Q M Q M Q M Q M Q M Q M Q M QS M QS# M M M M M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M QS M QS# M M M Q M Q M Q M Q M Q M Q M Q M Q M QS M QS# M Q M Q M Q M Q M Q M Q M Q M Q M M M Q M Q M Q M Q M Q M Q M Q M Q M QS M QS# M QS M QS# M Q M Q M Q M Q M Q M Q M Q M Q M QS M QS# M M M_S# M_KE M S M M S M S M_KE M_S# M M RS# M M M S# M M M M M M M M M M WE# M M M_OT M_OT R_VREF_P M WE# () M S# () M RS# () M S () M S () M S () M_S# () M_S# () M_KE () M_KE () M_OT () M_OT () M_LK () M_LK# () M_LK () M_LK# () SMVREF_GMH (,) M Q[..] () M QS[..] () M QS#[..] () M M[..] () M [..] ().VSUS VTT_MEM.VSUS.VSUS Size ocument Number Rev ate: Sheet Quanta omputer Inc. PROJET : Pineview R Thursday, November, FL Size ocument Number Rev ate: Sheet Quanta omputer Inc. PROJET : Pineview R Thursday, November, FL Size ocument Number Rev ate: Sheet Quanta omputer Inc. PROJET : Pineview R Thursday, November, FL : reserve for ES(WW MOW) : add optional power for R_VREF(R) change valume. to. at / a-shian RN X_ RN X_ RN X_ RN X_ R K/F_ R K/F_ R./F_ R./F_ RN X_ RN X_.U/V_.U/V_ R K/F_ R K/F_ RN X_ RN X_ RN X_ RN X_.U/V_.U/V_ RN X_ RN X_ R *K/F_ R *K/F_ R *_ R *_ RN X_ RN X_ R./F_ R./F_ PINEVIEW_M R_ REV =. OF?? U Pineview PINEVIEW_M R_ REV =. OF?? U Pineview R QS_ R QS_ R M_ R Q_ R Q_ R Q_ F R Q_ G R Q_ R Q_ R Q_ E R Q_ E R QS_ R QS_ R M_ R Q_ R Q_ R Q_ E R Q_ G R Q_ R Q_ R Q_ R Q_ R QS_ R QS_ R M_ E R Q_ G R Q_ G R Q_ F R Q_ G R Q_ F R Q_ F R Q_ R Q_ E R QS_ K R QS_ K R M_ J R Q_ H R Q_ J R Q_ K R Q_ J R Q_ F R Q_ H R Q_ L R Q_ J R QS_ G R QS_ G R M_ R Q_ E R Q_ G R Q_ F R Q_ R Q_ G R Q_ F R Q_ E R Q_ R QS_ E R QS_ G R M_ J R Q_ E R Q_ G R Q_ R Q_ R Q_ R Q_ G R Q_ R Q_ E R QS_ E R QS_ F R M_ F R Q_ G R Q_ G R Q_ R Q_ R Q_ J R Q_ J R Q_ E R Q_ R QS_ R QS_ R M_ R Q_ R Q_ R Q_ W R Q_ W R Q_ R Q_ R Q_ R Q_ W R M_ H R M_ J R M_ K R M_ K R M_ J R M_ H R M_ K R M_ J R M_ H R M_ K R M_ K R M_ H R M_ J R M_ J R M_ J R WE K R S J R RS K R S_ J R S_ H R S_ K R S_ H R S_ K R S_ J R S_ J R KE_ H R KE_ H R KE_ K R KE_ J R OT_ K R OT_ H R OT_ H R OT_ K R K_ G R K_ F R K_ R K_ RSV_ RSV_ R K_ R K_ R K_ F R K_ G RSV_ RSV_ RSV K RSV_TP RSV_TP R_VREF L R_RP K R_RPU J RSV K R K/F_ R K/F_ hexainf@hotmail.com

6 R.VSUS chang to short pad a-shian / Layout Notes: lose PIN *_S V_GFX_ORE UE.U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_.U/V_ add at / a-shian.vsus.u/.v_.u/.v_.u/.v_.u/.v_.u/v_ add at / a-shian V._VK_R K L U/.V_ VP U/.V_.U/.V_. T VGFX T VGFX T VGFX T VGFX T VGFX V VGFX V VGFX W VGFX W VGFX W VGFX W VGFX. K VSM K VSM K VSM L VSM L VSM L VSM L VSM VK_R VK_R. U V_R U V_R U V_R U V_R U V_R U V_R V V_R V V_R V V_R W V_R W V_R U/.V_.U/V_ VK_R VK_R add at / a-shian at / LF.U/V_ V PL.U/V_ GFX/MH R? PINEVIEW_M REV =. POWER PU. V V V V V V V V V V V V V V V E V E V E V F V F V F V G V G V G V H V H V H V H V J V J V J V J V K V K V K V L V L V L V L V N V N V N V N V_ORE chang to short pad a-shian / Zo=./Space=mil VSENSE Zo=./Space=mil SENSE V._V V +.V. Y R *_S.U/V_ : change to V. V VP VP VP_VP U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_.U/V_ add at / a-shian.u/v_ R Eric: double check VP *_S VP chang to short pad a-shian / V_ORE R */F_ R */F_ VSENSE () SENSE () +.V +.V V V_HMPLL add at / a-shian.u/v_ U/.V_ VSFR PL U/.V_ L V._VRT -U- change bead at / a-shian U/.V_ VP VP.. T VRT. +.V U/.V_ T V_GIO J VRING_EST U/.V_ VRING_WEST U/.V_ VRING_WEST VRING_WEST VP V_LGI_VI U/.V_ EXP\RT\PLL MI OF LVS. V._LLV VLV V R *_S +.V VLV W +.V U/.V_ chang to short pad a-shian / U/.V_. VP_MI V_MI T R *_S VP V_MI T U/.V_ chang to short pad a-shian : change / to reversed V_MI T U/.V_ VP_VPLL_MI RSV P R *_ VP V._MIHMPLL R *_S VSFR_MIHMPLL +.V. VP E VP.U/V_ U/.V_ chang to short pad a-shian / at / LF Pineview? Quanta omputer Inc. PROJET : FL Size ocument Number Rev Pineview Power ate: Thursday, November, Sheet

7 E E E E E E E F F F F F G G H H H H H H J J J K K K K K L L L L L L L L E E E E E E F F? UF PINEVIEW_M REV =. RSV_NTF RSV_NTF RSV_NTF RSV_NTF RSV_NTF RSV_NTF RSV_NTF RSV_NTF RSV_NTF RSV_NTF RSV_NTF RSV_NTF RSV_NTF RSV_NTF RSV_NTF RSV_NTF RSV_NTF RSV_NTF OF Pineview GN? F F F G G G G G H H H H H H J J J J K K K K K K K K K L L L L L L L M M N N N N N N N N N P P P P P P P P R R R T U U U U V V V V V W W W W W W W W W W W Y Y Y T Quanta omputer Inc. PROJET : FL Size ocument Number Rev Pineview GN ate: Thursday, November, Sheet hexainf@hotmail.com

8 U TGP UL () MI_RXN () MI_RXP () MI_TXN () MI_TXP () MI_RXN () MI_RXP () MI_TXN () MI_TXP.U/V_.U/V_.U/V_.U/V_ : add cap for MI bus(intel suggestion) MI_TXN_ MI_TXP_ MI_TXN_ MI_TXP_ R R P P T T T T T T U U V V V V MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MI USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP USPN USPP H H H H J J K K K K L L M M N N USP- () USP+ () USP- () USP+ () USP- () USP+ () USP- () USP+ () USP- () USP+ () USP- () USP+ () USP- () USP+ () USP- () USP+ () US_PORT # US_PORT # Touch Panel T WWN WLN ard Reader amera USO# USO# USO# USO# USO# USO# USO# USO# RP RP.KX_.KX_ V_S V_S Ethernet LN WLN WWN () PIE_RXN K () PIE_RXP K.U/V_ PIE_TXN_ () PIE_TXN J.U/V_ PIE_TXP_ () PIE_TXP J () PIE_RXN M () PIE_RXP M.U/V_ PIE_TXN_ () PIE_TXN K.U/V_ PIE_TXP_ () PIE_TXP K () PIE_RXN L () PIE_RXP L.U/V_ PIE_TXN_ () PIE_TXN L.U/V_ PIE_TXP_ () PIE_TXP M P P SY --> Reserve for H decoder N N PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PERN PERP PETN PETP PI-E US O# O# O# O# O# O#/GPIO O#/GPIO O#/GPIO USRIS USRIS# LK E E G G USO# USO# USO# USO# USO# USO# USO# USO# USRIS R F LKUS_ USO# () USO# ()./F_ LKUS_ () +.V R./F_ MI_OMP H J MI_ZOMP MI_IROMP EMI LKUS_ () LK_PIE_IHN () LK_PIE_IHP W W MI_LKN MI_LKP R */F_ Tiger Point? *P/V_ Quanta omputer Inc. PROJET : FL Size ocument Number Rev Tiger Point MI/PIE/US ate: Thursday, November, Sheet

9 U TGP UL () T_ON PH_GPIO R E Y Y W V E E U Y E E V RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV RSV GPIO ST HOST STRXN STRXP STTXN STTXP STRXN STRXP STTXN STTXP ST_LKN ST_LKP STRIS# STRIS STLE# GTE M# PUSLP# IGNNE# INIT_V# INIT# INTR FERR# NMI RIN# SERIRQ SMI# STPLK# THERMTRIP# E E U GTE Y Y Y Y T RIN# SERIRQ V H_THERMTRIP_R ST_RXN () ST_RXP () ST_TXN () ST_TXP () LK_PIE_STN () LK_PIE_STP () STRIS# R./F_ STLE# () R K/F_ +.V Need one buffer to driver, don't direct sink low GTE () H_M# () H_IGNNE# () H_INIT# () H_INTR () ST H R H_NMI () RIN# () SERIRQ () H_SMI# () H_STPLK# () *_S VP R _ SERIRQ GTE R R RIN# R PH_GPIO R H_FERR# () : add R(R) chang to short pad a-shian / R _ +.V.K_.K_ K/F_ *K/F_ H_THERMTRIP# () R _ Tiger Point? swap location at / a-shian VP Quanta omputer Inc. PROJET : FL Size ocument Number Rev Tiger Point Sata/Host ate: Thursday, November, Sheet hexainf@hotmail.com

10 U TGP () PLK_IH () WWN_OFF# +.V T T T R R PI_EVSEL# J T PI_IRY# PI_SERR# PI_STOP# F PI_LOK# PI_TRY# PI_PERR# PI_FRME# T T PI_REQ# PI_REQ# PH_GPIO G PH_GPIO WWN_OFF# PH_GPIO PI_INT# PI_INT# PI_INT# PI_INT# PI_INTE# PI_INTF# PI_INTG# PI_INTH# : add R/R(R) E G H E H F PH_WP K/F_ K.K_ M UL PR EVSEL# PILK PIRST# IRY# PME# SERR# STOP# PLOK# PI TRY# PERR# FRME# GNT# GNT# REQ# REQ# GPIO/ STRP# GPIO/ STRP# GPIO GPIO PIRQ# PIRQ# PIRQ# PIRQ# PIRQE#/GPIO PIRQF#/GPIO PIRQG#/GPIO PIRQH#/GPIO STRP# RSV RSV Tiger Point /E# /E# /E# /E#? E H L J E E L G H H M L PI_INT# PI_INT# PI_INTF# PI_INT# PI_IRY# PI_LOK# PI_PERR# PI_TRY# PI_EVSEL# RP PI_FRME# PI_REQ# PI_REQ# WWN_OFF# PI_STOP# PI_SERR# PH_GPIO RP RP PI_INT# RP PI_INTH# PI_INTG# PI_INTE# R R R R.KX_.KX_.KX_.K_.K_.K_.K_.KX_ IRQ +.V +.V +.V add at / a-shian +.V +.V escription IH oot IOS select PIRQ PIRQ PIRQ US UHI ontroller #, # ' odec; option for SMUS US UH ontroller #; ST/IE Native Mode PH_GPIO (INT PU) PH_GPIO (INT PU) SPI PI LP (efault) SWP Override strap oot IOS Location PIRQ PIRQE PIRQF PIRQG PIRQH US UHI ontroller # Internal LN; Option for SI, TO, HPET#,, Option for SI, TO, HPET#,, Option for SI, TO, HPET#,, US EHI ontroller; Option for SI, TO, HPET#,, PH_WP (INT PU) Low = swap override enabled High = efault PI_GNT# Internal PU Should not be P Quanta omputer Inc. PROJET : FL Size ocument Number Rev TigerPoint PI(/) ate: Thursday, November, Sheet

11 +.V SM_LK Q K change.k at / a-shian R.K/F_ +.V PLK_SM_M (,,,) U TGP UL New add at / alf V_S VPU +.V SM_T SM_US_PLK_SM_M for S. lock Gen. Memory Rom. Mini ard. New ard R R NW RT.K/F_ VRT_.K/F_ I I VRT_ I SV SIV R Q MMT R I PV VPU K_ PT_SM_M (,,,) VRT VRT_.K/F_ +.V M_I M_I M_I M_I EMI R *_ M_IH *P/V_ VRT RV- RV- R K/F_ SM_INTRUER# RSMRST# buffer T IH_RSMRST#_L T onnector +.V R R M_ () Z_ITLK () Z_RST# () Z_SIN () Z_SOUT () Z_SYN () M_IH U/.V_ K/F_ R K/F_.U/V_ M/ I Select R R R R K/F_ *K/F_ *K/F_ *K/F_ R R R R *K/F_ K/F_ K/F_ K/F_ PLT_RST#_Q R R (,) LP_ (,) LP_ (,) LP_ (,) LP_ (,) LP_FRME# IH_RSMRST# () /F_ Z_ITLK_R /F_ Z_RST#_R /F_ Z_SOUT_R /F_ Z_SYN_R M_IH change Y type samll U/.V_ R K/F_ R R Y.K/PPM P/V_ U *MVHGFTG R P/V_ J SHORTP.U/V_ V_S *_S LN_RST# R M_ RT_X W RT_X V RT_RST# T SMLERT# E SM_LK H SM_T E SM_LINK_LERT# H SMLINK SMLINK F F T T T T T T T V Y W Y Y P U W V P Y U E T V T P W T U R T M P R R *K/F_ LRQ#/GPIO L/FWH L/FWH L/FWH L/FWH LRQ# LFRME# H_IT_LK H_RST# H_SI H_SIN H_SIN H_SOUT H_SYN LK EE_S EE_IN EE_OUT EE_SHLK LN_LK LNR_STSYN LN_RST# LN_RX LN_RX LN_RX LN_TX LN_TX LN_TX RTX RTX RTRST# chang to short pad a-shian / SMLERT#/GPIO SMLK SMT SMLLERT# SMLINK SMLINK SPI_MISO SPI_MOSI SPI_S# SPI_LK SPI_R Tiger Point PLT_RST# (,,,) LP UIO LN EPROM RT SM SPI () EPWROK (,,) IMVP_PWRG () LKEN MIS M_USY#/GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO GPIO PRSLPVR STP_PI# STP_PU# GPIO GPIO GPIO GPIO GPIO LKRUN# GPIO GPIO GPIO GPIO PUPWRG/GPIO THRM# VRMPWRG MH_SYN# PWRTN# RI# SUS_STT#/LPP# SUSLK SYS_RESET# PLTRST WKE# INTRUER# PWROK RSMRST# INTVRMEN SPKR.U/V_ U MVHGFTG R R SLP_S# SLP_S# SLP_S# TLOW# PRSTP# PSLP# RSV V_S T R K/F_ +.V NSWON# R W PH_GPIO R T_ETET# () W KSMI# R SIM_ard_ () K KSMI# SYS_RST# R KSMI# () H SI# SMLERT# R SI# () M PH_GPIO SM_LINK_LERT# R PH_GPIO PM_TLOW# RP PH_GPIO WKE# P PH_GPIO SMLINK E PH_GPIO SMLINK PH_GPIO R PM_PRSLPVR (,) Y SM_LK R PM_STPPI# () SM_T R PM_STPPU# () R _ON () MI ENLE PI_LKRUN# R WLN_OFF# () SI# R F THRM# R PI_LKRUN# MH_SYN# R PI_LKRUN# () U M_I M_I M_I : Intel suggestion enable mode M_I THRM# V K_PWRG MH_SYN# E NSWON# H IH_RI# G SUSLK G SYS_RST# G PLT_RST#_Q WKE# T SM_INTRUER# U S_PWROK IH_RSMRST#_L IH_INTVRMEN J R _ H E F T PM_TLOW# F *_ *_S K_PWRG S_PWROK R *K/F_ H_PWRG () MI ENLE R THRM# () hange at / a-shian T T NSWON# () WKE# (,,) hange at / a-shian PSPK () PM_SLP_S# () PM_SLP_S# () IH_PRSTP# (,) H_PSLP# () Z_SOUT (INT P) isable PH_GPIO LN_RST# PH_GPIO PH_GPIO Enable (default) V_S +.V.K_.K_ K/F_ K/F_ VRT Size ocument Number Rev add at / a-shian chang to short pad a-shian / TigerPoint GPIO ate: Thursday, November, Sheet R R Z_SYN (INT P) K/F_ K/F_ V_S Quanta omputer Inc. PROJET : FL INTVRMEN * x s escription K_ K/F_.K_ K/F_ K/F_ K/F_.KX_ K/F_.K/F_.K/F_ K/F_ RP.KX_ x s( port/ lanes) hexainf@hotmail.com

12 V_VREF U/.V_ R SS /F_ +.V +V UE UL TGP VREF VREF_SUS VSTPLL VRT VMIPLL VUSPLL F F Y E Y F m m m m m m RV_VREF_SUS R.U/V_ V._STPLL.U/V_.U/V_.U/V_ VRT V._VMIPLL.U/V_ SS V_S /F_ V_S L uh U/.V_ +.V L *_S +.V chang to short pad a-shian /.U/.V_ POWER V_PU_IO V V V V V V V V W. M M N. J K P V m V._V. VP_V_.U/V_.U/V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ +.V VP V V V V V V. H F G R T V_V U/.V_ U/.V_ U/.V_.U/V_.U/V_ +.V VSUS VSUS VSUS VSUS. F N K F RV_VSUS U/.V_ U/.V_.U/V_ V_S Tiger Point? Quanta omputer Inc. PROJET : FL Size ocument Number Rev TigerPoint Power ate: Thursday, November, Sheet

13 UF UL TGP E F G G H H H K K K K K L M M N N N N N P P P R R T T V V V V V V W W Y Y E E E G E F RSV E Tiger Point Quanta omputer Inc. PROJET : FL Size ocument Number Rev TigerPoint GN ate: Thursday, November, Sheet hexainf@hotmail.com

14 M Q M Q M M Q M Q M QS M Q M Q M Q M Q M Q M QS# M M Q M Q M Q M Q M Q M QS M Q M Q M Q M Q M Q M Q M M Q M Q M Q M M M Q M Q M M Q M Q M Q M M Q M M Q M M Q M Q M Q M M Q M M M Q M Q M Q M Q M Q M QS# M M Q M Q M Q M Q M Q M M M QS M Q M Q M M Q R_VREF M Q M Q M Q M Q M M Q M M Q M Q M QS# M Q M Q M Q M Q M M M Q M M QS M Q M Q M QS# M M Q M Q M M QS# M QS# M QS# M QS# M M M M M M M M M QS M QS M QS M QS M Q R_VREF M [..] () M S () M S () M S () SMVREF_GMH (,) M M[..] () M QS[..] () M QS#[..] () M_LK () M_LK# () M_LK () M_LK# () M_KE () M_KE () M RS# () M S# () M WE# () M_OT () M_OT () M Q[..] () M_S# () M_S# () PT_SM_M (,,,) PLK_SM_M (,,,).VSUS +.V.VSUS.VSUS VTT_MEM VTT_MEM Size ocument Number Rev ate: Sheet Quanta omputer Inc. PROJET : RII SOIMMx Thursday, November, FL Size ocument Number Rev ate: Sheet Quanta omputer Inc. PROJET : RII SOIMMx Thursday, November, FL Size ocument Number Rev ate: Sheet Quanta omputer Inc. PROJET : RII SOIMMx Thursday, November, FL ddress:x (H=.) ST TY: GMK : add optional power for R_VREF(R) : add.u for VTT_MEM(Intel) add at / a-shian R K_ R K_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/.V_.U/.V_.U/.V_.U/.V_.U/V_.U/V_.U/V_.U/V_ R *_ R *_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_ R K_ R K_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_ R K/F_ R K/F_.U/V_.U/V_.U/V_.U/V_.U/V_.U/V_.U/.V_.U/.V_.U/V_.U/V_ R K/F_ R K/F_.U/V_.U/V_ SO-IMM N RII-FOX(S-NSN-F) SO-IMM N RII-FOX(S-NSN-F) Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q N N N N N/TEST M M M M M M M M QS QS QS QS QS QS QS QS K K K K KE KE VREF RS S WE S S S S S SL Vspd V V V V V V V V V V V V QS QS QS QS QS QS QS QS OT OT GN GN.U/V_.U/V_.U/V_.U/V_.U/.V_.U/.V_.U/V_.U/V_.U/.V_.U/.V_.U/.V_.U/.V_

15 RT +V V_VG V_VG +.V.U/V_.U/V_ () VG LK () VG T R.K/F_ U V_ R.K/F_ IN_ IN_ V_VIEO V_SYN _OUT _OUT R.K/F_ R.K/F_ VG LK_RT VG T_RT () VG_HSYN () VG_VSYN SYN_IN SYN_IN SYN_OUT SYN_OUT VG_HSYN_RT_R VG_VSYN_RT_R R _ R _ VG_HSYN_RT VG_VSYN_RT () VG_RE () VG_GRE () VG_LU.U/.V_ VG_ES_YP GN YP M-/IPZ L L L VIEO_ VIEO_ VIEO_ KLL KLL KLL P/V_ P/V_ VG_RE_L VG_GRE_L VG_LU_L R /F_ R /F_ R /F_ *P/V_ *P/V_ *P/V_ P/V_ P/V_ P/V_ V_VG(V+-%) urrent limit < V<m urrent limit ~ m +V HH-PT V_VG VG_RE_L VG_GRE_L VG_LU_L VG_HSYN_RT VG_VSYN_RT VG LK_RT VG T_RT RT@- el N pin for manufacture a-shian N Size ocument Number Rev RT Quanta omputer Inc. PROJET : FL ate: Thursday, November, Sheet hexainf@hotmail.com

16 isplay On +.V LVS LVS Enable.U/V_ +.V LV () L_V_EN L_V_EN Q *MEN VSUS R *K_ ISP_ON_ +V +.V R *K_ R Q *O LV U/V/XR_ Q *MEN.U/V/YV_ ISP_ON_ R *_S chang to short pad a-shian / R *_ Q *NEPT U MVHGFTG (,,) IMVP_PWRG () L_KLT_EN R K_ acklight ontrol R add at / a-shian *_ KLT_EN R R K_ *_S L_V_EN_UO *.U/V/XR_ *K_ *U/V/XR_ Re-check discharge circuit on stage-- () RIGHT_PWM () L_KLTTL R *_ R *_S KLTTL chang to short pad a-shian / *.U/V/YV_ chang to short pad a-shian / () _ON +V L KLT_PWR FVTR_ Q HTEUPT.U/V/YV_ R K_ R K_ P/V/XR_ KLT_PWR *U/V/YV_ +V Q OS U/V/XR_ ~..U/V/XR_ +.V _+V.U/V/XR_ oard -PIN LV () LVS_LK () LVS_T () INT_TXLOUTN () INT_TXLOUTP () INT_TXLOUTN () INT_TXLOUTP () INT_TXLOUTN () INT_TXLOUTP () INT_TXLLKN () INT_TXLLKP KLT_PWR _+V () USP- () USP+.U/.V_ KLTTL KLT_EN L_V_EN_UO N L_ON_PIN_JE OK -alf change to JE - // reverse for layout LVS (.") (x, x) Quanta omputer Inc. Size ocument Number Rev LVS PROJET : FL ate: Thursday, November, Sheet

17 G-SENSOR (-xial) +.V.U/V/XR_ +V () GSENSOR_ON# R M/F_ Q Q N PTEU GS_V U/V/YV_.U/V/XR_ GS_GN Width = mils Spacing = mils () GSENSOR_TST ST XOUT R K_ GSENSOR_X () Logic : normal mode Logic : Self-test mode R K_ U N N N N N N VS VS OM OM OM OM YOUT N P LISLTR.U/V/XR_.U/V/XR_.U/V/XR_ R R K_ K_.U/V/XR_.U/V/XR_.U/V/XR_ GSENSOR_Y () GSENSOR_Z () XYZ_ Reserve is nf grade R /F_ GS_GN Quanta omputer Inc. PROJET : FL Size ocument Number Rev G_Sensor ate: Thursday, November, Sheet hexainf@hotmail.com

18 G Miniard WLN connector Mini ard Version. +.V Max. / +.V Max m WLN_V +.V WLN_V add pindefine at a-shian () ombo_t_en# () PIE_REQ_MINI# () LK_PIE_MININ () LK_PIE_MINIP () PLK_MP () PIE_RXN () PIE_RXP () PIE_TXN () PIE_TXP ebug for TX / RX -- WLN_PME# Port TX R _ (,) HR_R_LE# R _ (,) HR_G_LE# Port RX OK -alf change to ST - GN PERn PERp GN GN PETn PETp GN Mini PIE_H_.mm +.V GN +.V N WKE# LKREQ# GN REFLK- REFLK+ GN GN PERST# +.Vaux GN +.V SM_LK SM_T GN US_- US_+ GN LE_WWN# LE_WLN# LE_WPN# +.V GN +.V GN WLN_LE# ombo_t_le# ombo_t_le# LP_FRME# (,) LP_ (,) LP_ (,) LP_ (,) LP_ (,) WLN_OFF# () PLT_RST# (,,,) PLK_SM_M (,,,) PT_SM_M (,,,) USP- () USP+ () () WLN_ON WLN_LE# () ombo_t_le# () add pindefine at a-shian Low ctive R K_ +.V R K_ WLN_V +.V U/V/XR_ () U OUT IN GN EN IN *GMT(GTU).U/V/XR_ WLN_V R _ () VPU.U/V_ WLN_V +.V WLN_V WLN_V (,,) WKE# Q PTEU WLN_PME#.U/V_.U/V_.U/V_ U/.V_.U/V_.U/V_.U/V_.U/V_ Place caps close to minicard connector..u/v_ *U/.V_ U/.V_ luetooth +.V R K_ +.V WLN_LE# T_ETET# R R K_ K_ () T_ON Q HTEUPT R K_ P/V/XR_.U/V_ +.V_T Q OS () USP+ () USP- +.V_T ~. N.V GN US+ US- G SM LINK_IN_LE RIO_ETET N N G High ctive T_LEON T_ETET# hanged PIN defineition -- T_LEON () T_ETET# () T_LEON R K_ Quanta omputer Inc. PROJET : FL Size ocument Number Rev MINI R (WLN) / T ate: Thursday, November, Sheet

19 ST ONNETOR N GN + - GN - + GN ST_TXP_ ST_TXN_ ST_RXN_ ST_RXP_ +.V.U/V_.U/V_.U/V_.U/V_ ST_TXP () ST_TXN () ST_RXN () ST_RXP ().V.V.V GN GN GN V V V GN RSV GN V G V G V ST--P OK -alf +V U/V/YV_.U/V/YV_ Layout Notes: ll Ps, please as close as possible to ST onn..u/v/yv_ +.V +V P/V/NPO_ *U/V/YV_ U/V/YV_.U/V/YV_.U/V/YV_ P/V/NPO_ +V: ( Pin) +V: ( Pin) SIM ard ONNETOR Layout Notes for SIM ard SIM Power (UIMPWR) trace more then mil +.V UIMPWR () UIMVPP () UIMT () SIM_ard_ R K_ High : Plug in Low : UnPlug R K_ UIMVPP UIMT U/V/XR_ SIM Socket N GN Vpp I/O GN SW G G V RST LK N ces SIM UIMPWR UIMRESET UIMLK UIMPWR.U/V/XR_ UIMRESET () UIMLK () Reserve ES for SIM ard UIMRESET UIMLK *P/V_ +.V U *M-SO H H UIMVPP VN VP H H UIMT *P/V_ *.UF/XR_ *P/V_ *P/V_ Swap pin define at / a-shian Quanta omputer Inc. PROJET : FL Size ocument Number Rev ST / SIM ard ate: Thursday, November, Sheet hexainf@hotmail.com

20 Note: +.V change at LF -- () R H udio us () chang to short pad a-shian / *_S Z_RST# Z_ITLK () Z_SYN () Z_SIN () Z_SOUT X_VIO To support Wake-on-Jack or Wake-on-Ring, the OE VUX_. pins must be powered by a rail that is not removed unless power is removed. dd at a-shian U/V/X_.U/V/X_ R _ U/V/X_.U/V/X_ R _ U/V/Y_.U/V/X_ IH_Z_OE_ITLK Z_SIN_ K_ R FILT_.V FILT_.V V_. pin is output V_.V internal LO. o NOT connect to external supply. U.U/V/Y_.U/V/Y_.U/V/X_ U/V/Y_ RESET# IT_LK SYN ST_IN ST_OUT U/V/Y_.U/V/X_ FILT_. V_V VUX_. V_IO V_. V_HP FILT_. V_. V_V LPWR_. +V RPWR_. R./F_ LSS_V.U/V/X_ LSSREF SENSE_ SENSE_ PORTF_R PORTF_L.U/V/X_.U/V/X_ U/V/Y_ U/V/Y_ V_V R R.K/F_.K/F_ SENSE R K/F_ SENSE_MI SENSE R.K/F_ SENSE_HP R *K/F_ What about Spdif function -alf SPK_L+ SPK_L- SPK_R+ SPK_R- Layout Note: Path from +V to LPWR_. and RPWR_. must be very low resistance ( <. ohms). Place bypass caps very close to device. R R R R.U/V/X_. U/V/Y_ +V +V L KHS KHS KHS KHS NHKF-T U/V/Y_. U/V/X_.U/V/Y_ E V_V +.V L NHKF-T ONN_SPEKER N OK -alf P_EEP SPIF EP HPOUT_R MI_LK R /F_ MI_/ PORT_R HPOUT_L MI_T R /F_ MI_LK PORT_L MI_/ VEE Normal lose VEE N FLY_N PR /F_ FLY_P U/V/X_ EXT_MI_L KHM-T_. R EXT_MI_L_ IH_Z_OE_ITLK Z_SIN_ EXT_MI_R KHM-T_. R EXT_MI_R_ PR /F_ R R ONN_JK *P/V_ *P/V_.K_.K_ () VOLMUTE# dd at / a-shian PORT MONO_OUT PORT PORT PORT PORT PORT E PORT F M SPIF +.V P/V/NPO_ FOR EMI PLE TO X Head Phone Out X External MI X X X Internal MI V MTW R K_ el at / a-shian R +.V MUTE# *K/F_ T T EMI P_EEP EEP MUTE# SPK_L+ GN and GN was connected by internal trace R P_EEP GPIO/EP# GPIO/SPK_MUTE# GPIO/SPIF EXT_MUTE# *_ P EEP ONTROL SPIF/EEPGIN U/V/X_ LEFT+ SPK_L- SPK_R- SPK_R+ EEP K_ MI_T MI_LK lose to codec R R K_ X-Z LEFT- RIGHT- RIGHT+ +.V +V OK -LF N MI_R MI_L IGITL_MI (Type neet to define)- del / a-shian U PORT_R PORT_L _IS _IS PORT_R PORT_L PORTE_R PORTE_L PORT_R PORT_L EP_GN T *P T *P T *P EMI dd +.V hange footprint for ME at / ONN_MI TSETFU.U/V/X_.U/V/X_ PEEP_ () From E PSPK ().U/.V/X_.U/.V/X_ U/V/Y_ *.U/V/X_ From S MI-VREF EXT_MI_R EXT_MI_L MI-VREF HPOUT_R HPOUT_L SPIF NWS MI-VREFO-R MI-VREFO-L NWS +V R R R SENSE_HP R _ dd at a-shian./f_./f_ M/F_ HPOUT_R HPOUT_L L L INT Speaker R *_ P/V/NPO_ *P/V/X_ Q NK-T-E *P/V/NPO_ SKT-Y-N SKT-Y-N P/V/NPO_ *P/V/X_ +V *P/V/X_ P/V/NPO_ mils SPIF_V mils HPOUT_R HPOUT_L P/V/NPO_ *P/V/NPO_ External Microphone Jack Stereo MI *P/V/NPO_ dd at a-shian for ES Q NK-T-E.U/V_ *P/V/NPO_ *P/V/X_ SENSE_HP dd at a-shian for ES el R,R,R,R,,,, a-shian *P/V/NPO_ dd at for EMI a-shian SENSE_MI OK -alf Q +V NK HEPHONE Normal Open need to check -alf N RIVE I R K_ ONN_SPIF_OM chang footprint by SMT MT a-shian Quanta omputer Inc. PROJET : FL Size ocument Number Rev UIO OE (X-Z) Thursday, November, ate: Sheet E

21 Layout Notes for LN ore Power ore Power ecoupling VIO Power ecoupling V_LN U V_LN LN Power VPU VLN_ V_LN VLN_ VO ISVH LN_ISVH L HKF-T.U/V/Y_.U/V/Y_.U/V/Y_.U/V/Y_.U/V/Y_.U/V/Y_ V V V XTLVH LN_XTLVH L.U/V/Y_ HKF-T.U/V/Y_ () LN_ON Q O VLN_ L HKF-T LN_VL.U/V/Y_.U/V/Y_ VL VL VL M mm x mm -Pin QFN VH VH LN_VH L HKF-T.U/V/Y_.U/V/Y_ mils LNV V_LN.U/V_ L L HKF-T LN_GPHYPLLVL.U/V/Y_ HKF-T LN_PIEPLLVL.U/V/Y_.U/V/Y_.U/V/Y_ GPHY_PLLVL PIE_PLLVL PIE_PLLVL TR_N TR_P TR_N TR_P TR_N TR_P TR_N TR_P LINKLE# SPLE# SPLE# TRFFILE# MOE TXN TXP TXN TXP TXN TXP TXN TXP LN_LINKLE# LN_TLE oes it need ohm Termination Resisteor_LF_ if ued the LE mode, does it select mode (LINK/TIVITY LE Mode) _LF_ mil_open rain Swap pin define a-shian / V_LN.V evice ONLY.U/V_ mil +V_EN.U/V_ TXP TXN TXP TXN TXP TXN Transformer U TERM R TT MT T+ MX+ T- MX- TERM R TT MT T+ MX+ T- MX- TERM R TT MT T+ MX+ T- MX- /F_ /F_ /F_ X-TXP X-TXN X-TXP X-TXN X-TXP X-TXN () PIE_RXP () PIE_RXN () PIE_TXP () PIE_TXN (,,,) PLT_RST# () LK_PIE_LNP () LK_PIE_LNN PIE_RXP PIE_RXN PIE_TXP PIE_TXN LN_WKE# LK_PIE_LNP LK_PIE_LNN.U/V_ PIE_RXP_.U/V_ PIE_RXN_ PIE_TX_P PIE_TX_N PIE_RX_P PIE_RX_N WKE# PERST# PIE_REFLK_P PIE_REFLK_N EELK EET R K/F_ R *K_ R K/F_ R *K_ WP SL S U V GN M-WMNTP V_LN.U/V/Y_.U/V_ TXP TT MT TXN T+ MX+ T- MX- LFE-R.U/V_ TERM R /F_ R M_ TERM X-TXP X-TXN p/kv_ LOM_ISLE# How to use --LF +.V VLN_ el R at a-shian () LOM_ISLE High ctive R R K/F_ K_ VMIN_PRSNT LOW_PWR SR_LX SR_VF SR_LX SR_VF L NRTRM swap HS_GN to GN at a-shian LN_XTLO_L Y R /F_ LN_XTLO LN_XTLI LN_R XTLO XTLI R SR_VP SR_V V_LN RJ OK -alf MHZ P/V/NPO_ Q P/V/NPO_ V_LN R.K/F_ () PIE_REQ_LN# LK_REQ# Package ody GN VREGPNP_TL.U/V/Y_.U/V/Y_.U/V/Y_ U/.V/X_ V_LN LN_TLE R _.U/V_ dd at / a-shian LN_TLE_P.U/V_ X-TXN X-TXP X-TXN X-TXN X-TXP N Y- Y+ N/- N/+ RX-/- N/- N/+ (,,) WKE# PTEU LN_WKE# V_LN LN_LINKLE# R _ X-TXP X-TXN X-TXP LN_V RX+/+ TX-/- TX+/+ GN GN G- G+ RJ swap HS_GN to GN at a-shian.u/v_ Quanta omputer Inc. PROJET : FL Size ocument Number Rev Giga LN Thursday, November, ate: Sheet hexainf@hotmail.com

22 L P/V_ LMGSN_..U/V/X_ IT_V L LMGSN_. VPU L VPU LMGSN_. (For PLL Power).U/V/X_ MLK_THRM MT_THRM MLK MT R R R R.K_.K_.K_.K_ VPU () GTE () SERIRQ () KSMI# () SI# () VPU VPU R? High Low VRT RIN# VPU el at / a-shian SV.U/V/X_ R K_ WRST_#.U/V/X_ R *K_ () (,) E_ME_LERT I I (,) (,) (,) (,) () SIV () () () LP_ LP_ LP_ LP_ PLK_E LP_FRME# PLE# () /# LN_POWER VPU US_ON# LP/FWH FLSH ROM E I Select _ SPI FLSH ROM (efault) MY[..] Layout Note: Place all capacitors close to IT. () IT_TM High Low FLSH TYPE SELET I.U/V/X_.U/V/X_ R K_ R *K_ R K_ T RV- RV- RV- RV- MX[..] Layout Note: net "VPU" and "RT_V" minimum trace width mils. I.U/V/X_.U/V/X_ LI# GTE_ SERIRQ_ KSMI#_ SI#_ WRST_# RIN#_ TMK Function Enable isable IT_TM _SK _SO _SI _SE# E_ME_LERT MY MY MY MY MY MY MY MY MY MY MY MY MY MY MY MY.U/V/X_ +.V G/GP SERIRQ ESMI#/GP ESI#/GP WRST# KRST#/GP PWUREQ#/GP VPU L L L L LPRST#/WUI/GP LPLK LFRME# LPP#/WUI/GPE GP/RX GP/TX IT_GN LP IR VRT Note : Since all GPIO belong to VSTY power domain, and there are some special considerations below: () If it is output to external V derived power domain circuit, this signal should be isolated by a diode such as KRST# and G. () If it is input from external V derived power domain circuit, this external circuit must consider not to float the GPIO input. Note : () Each input pin should be driven or pulled. () Each output-drain output pin should be pulled. FLRST#/WUI/GPG/TM FLLK/SK FL/GPG FL/SO FLSH FL/SI FL/SE# FLFRME#/GPG KSO/P KSO/P KSO/P KSO/P KSO/P KSO/P KSO/P KSO/P KSO/K# KSO/USY KSO/PE KSO/ERR# KSO/SLT KSO KSO KSO.U/V/X_.U/V/X_ V VSTY VSTY VSTY VSTY VSTY MX MX MX MX MX MX MX MX ITIX / ITJX ITX uf N uf KMX KSI/ST# KSI/F# KSI/INIT# KSI/SLIN# KSI KSI KSI KSI VT V IT_VSTY VSTY GPE/ISLK GPE/ISS GPE/IS GPIO ITE.U/V/X_ KSO/GP KSO/GP GINT/GP LHLT/GPE LLLT/GPE *U/.V/X_ IT_GN For JX RF_SW# SW_ SW_ SW_ GPG/I GPH/I GPH/I GPH/I GPH/I GPH/I/R GPH/I/R GPH/I/SHM SM US WKE UP PS/ PWM URT / / LOK WLN_LE# () RF_SW# () LOM_ISLE () SW_ () SW_ () NUMLE# () EPWROK () GSENSOR_TST () IH_RSMRST# () VRON (,) SW_ () MINON (,,) SUSON (,) S_ON () PI_LKRUN# () SMLK/GP SMT/GP SMLK/GP SMT/GP SMLK/GPF SMT/GPF PSLK/GPF PST/GPF PSLK/GPF PST/GPF PSLK/GPF PST/GPF TMR/WUI/GP TMR/WUI/GP PWRSW/GPE RI#/WUI/GP RI#/WUI/GP WUI/GPE RING#/PWRFIL#/LPRST#/GP U ITE/JX-L PWM/GP PWM/GP PWM/GP PWM/GP PWM/GP PWM/GP PWM/GP PWM/GP TH/GP TH/GP TX/GP RX/GP /GPI /GPI /GPI /GPI /GPI /GPI /GPI /GPI /GPJ /GPJ /GPJ /GPJ /GPJ /GPJ KKE KK swap Pin to Pin at / a-shian swap Pin to Pin at / a-shian HWPG MSLK MST KPLK KPT TPLK TPT NSWON# PM_SLP_S# NSWON_R IT_KK P/V/OG_ MLK MT MLK_THRM MT_THRM GSENSOR_ON# LI#_Panel Roll NOVO_UTTON# E_WP# GSENSOR_X GSENSOR_Y GSENSOR_Z RV- IT_KKE RF_SW# swap k to k at / a-shian L/# attery & harger MLK () MT () MLK_THRM () MT_THRM () ombo_t_le# () VOLMUTE# () PWRLE#_ () PWRLE#_ () VFN () RF_LE# () GSENSOR_ON# () PEEP_ () ombo_t_en# () RIGHT_PWM () FN_F () LI#_Panel Roll () G_WWN_LE# () HWPG (,,,) NSWON# () PM_SLP_S# () IN () NOVORE_UTTON# () HR_R_LE# (,) HR_G_LE# (,) TEMP_MT () MTV () _I () GSENSOR_X () GSENSOR_Y () GSENSOR_Z () PM_SLP_S# () WLN_ON () WWN_ON () L/# () T_LEON () NSWON# () E_PROHOT () Remove for ITE power sequence issue in Ver. Y.KHZ T P/V/OG_ LI#_Panel Roll SW_ SW_ SW_ HWPG R R R add at / a-shian R R R R PIN define connector to /T combo pin swap Pin to Pin at / a-shian PIN define connector to /T combo pin swap Pin to Pin at / a-shian.u/v/xr_ NSWON# K_ *K_ K_ K_ K_ K_ VPU For ebug swap Pin to Pin at / a-shian K_ R K_ J SHORTP VSUS +.V RN *K_PR +V VSUS R K_ Mit _SE# _SK _SI _SO R K_ E_WP# TPLK () TPT () SPI FLSH ROM R _ R _ R _ Hall Sensor _SK _SI _SO S PXTI GN OUT VPU V LI# R K_ VPU Quanta omputer Inc. PROJET : FL Size ocument Number Rev E-K ITE.U/V/XR_ Thursday, November, ate: Sheet U E# SK SI SO WP# R K_ V HOL# WXIG.U/V/X_

23 INT. KEYOR TOUH P ONNETOR () MX () MX () MX () MX () MX () MX () MX () MX () MY () MY () MY () MY () MY () MY () MY () MY () MY () MY () MY () MY () MY () MY () MY () MY MX MX MX MX MX MX MX MX MY MY MY MY MY MY MY MY MY MY MY MY MY MY MY MY FF P N hange footprint for ME at // revers / for mechanism ONN_T/P N P/V/G_ VSUS L NHKF-T.U/V_ R.K_ VSUS L NHKF-T L NHKF-T P/V/G_ R.K_ TPLK () TPT () P/V_ MY P/V_ MX P/V_ MY P/V_ P/V_ P/V_ P/V_ MY P/V_ P/V_ MY P/V_ P/V_ MX P/V_ P/V_ MY P/V_ P/V_ MX P/V_ P/V_ MY P/V_ MX P/V_ MX P/V_ P/V_ P/V_ P/V_ MX P/V_ MY MY MY MY MY MY MY MY MY MX MY MX FN ircuit () FN_F +.V R.K_ +V P/V_ () VFN R U/.V_ K_ U Vout VEN GN GN GN VSET GN G/RTPS VEN: Internal PU FNV_.U/.V_ N FN_S(-L) add at / a-shian P/V/XR_ Quanta omputer Inc. PROJET : FL Size ocument Number Rev K / TP / FN ate: Thursday, November, Sheet hexainf@hotmail.com

24 Layout Notes: PLS close each power PIN N -- alf L to M wire +.V chang footprint / a-shian +V VPU UIMPWR Wire_to_board_PIN_JE N +V UIMVPP +.V UIMVPP () UIMRESET () USP- () USP- UIMRESET () UIMLK () USP+ () USP+ UIMLK () UIMT UIMT () UIMPWR LE oard () USP- () NUMLE# () USP+ LI#_Panel Roll () () PLE# -PIN PLK_SM_M (,,,) () STLE# () USP- PT_SM_M (,,,) () PWRLE#_ Touch Panel () USP+ WKE# (,,) G_WWN_LE# (,) HR_G_LE# -PIN G_WWN_LE# () (,) HR_R_LE# () USP- PIE_REQ_R# () () RF_LE# () USP+ PLT_RST# (,,,) WWN_OFF# () () LK_PIE_RN RF_SW# () () LK_PIE_RP +.V VSUS VPU () PIE_RXN +.V VSUS+.V Power oard () PIE_RXP () () NSWON# PWRLE#_ - PIN () PIE_TXN WWN_V () PIE_TXP () SW_ SW oard () USO# () SW_ () USO# VSUS () SW_ - PIN +.V US_ON# () T PIN onn N.U/V/YV_.U/V/YV_.U/V/YV_.U/V/YV_.U/V/YV_ P P/V/X_ P P/V/X_ P P/V/X_ P P/V/X_ P P/V/X_ dd WWN LE -- WWN LE PULL UP ard Reader to M wire Wire to oard PIN SWP -- modify N Pin,,,,,, pin define a-shian / E - Reserve Power ontrol for WWN -- P P/V/X_ P P/V/X_ E.U/V/YV_.U/V/YV_.U/V/YV_ +.V +.V WWN_V R R _ add at / a-shian K_ U/.V_ *U/.V_ Function oard NOVO_UTTON# VPU R K_ () NOVORE_UTTON# P P/V/X_.U/V/XR_ N G G MI onn US Power G_WWN_LE# WWN_V VPU VSUS move U to RT board a-shian / el R at / a-shian () WWN_ON *U/.V_ U/.V_ U/.V/XR_ Quanta omputer Inc. PROJET : FL Size ocument Number Rev Small oard ate: Thursday, November, Sheet E ().U/V/XR_ U OUT IN () GN EN IN.U/V_ *U/.V_ *GMT(GTU) U/V/XR_

25 -IN Input V PJ POWER_JK PF mil FUSE_/V PIN+ P.U/V/X_ PIN- V PL UPT-Y-N P.U/V/X_ V P SSMPT P SSMPT V mil P PSMJ PR./W_ PR /F_ P P PR /F_ P U/V/X_ V PQ PTEU mil PQ O OK LO PR PR PQ K/F_ PTEU () IN PR K/F IN PQ P U/V/X_ V PQ OK# NK P PR SS M/F_ PR K/F_ PR.K/F_ NK P P SS.U/V/X_ P.U/V/X_ mil P P.U/V/X_.U/V/X_ PL UPT-Y-N LO PR PR mil K/F P P + + P SS Place these Ps PR close to FETs _ PR U/V/X_ ST K/F_ PQ P O P P P P U/V/X_.U/V/X_ IN LO _IN IN OOT PR P./F_.U/V/X OK VP IN=.V P U/V/X_ OK V VPU VSM HI change P/N UGTE P LX PHSE.U/V/X_ PR *_S LO () MLK SL LGTE () MT PR *_S S N PGN PR *_S _IINP () _I IM SOP / chang to short pad by Howard SON VOMP PR PU /F_ ISL T-V N VF PR N.K/F_ IOMP P P.U/V/X_ VREF PR *.K/F_@N P P *.U/V/XR_@N.U/V/X_.U/V/X_ PR K_ *U/V/XR_@N.U/V/X_ SSP SSN GN SSP SSN N GN PR *SHORT-@N GN_HG U/V/XS_ PQ ON PQ ON P/V/X_ PR./F_ P P / PR OM change to by Howard P REF PR _ P P *.U/V/XR_@N U/V/XS_.U/V/X_ mil PL PR HOKE_.UH/.._W_ mil T-V P P/V/XR_ PR /F_ SIP P.U/V/X_ SIN U/V/XS_ P P P + + U/V/XS_.U/V/X_ P P/V/X_ PR K/F_ P VPU SS PR K/F_ K_ P.U/V/X_ VPU VPU PR _ PR K/F_ + - PU GTU PR P K/F_ *P/V/XR_@N OK () /# PR K/F_ P SS /# PQ NK PR *_@N PQ NK attery Low.V PQ NK L/# () T-V mil PL UPT-Y-N / PF OM add fuse by Howard PF FUSE_/V PR K/F_ VTT lose to E MTV PR P K/F_.U/V/X_ MTV () PJ ONN_TTERY G T+ T+.U/V_ VPU SLK ST TEMP GN GN G () () MT MLK PR /F_ PR /F_ PR K/F_ OK -LF MMPZPT P P MMPZPT P.U/V/X_ TEMP_MT () Quanta omputer Inc. PROJET : FL Size ocument Number Rev POWER_harger (ISL) Thursday, November, ate: Sheet hexainf@hotmail.com

26 PR _ P *Z.V PR K/F_ PR K/F_ / VPU/VPU/+V Ton:OUT/OUT Switching Frequency V: khz/khz OPEN (REF): khz/khz GN: khz/khz V_L Volt +/- % Fs=K T :.(Imax) OP minimum VPU P.U/V/X_ mil P U/.V/XR_ P *U/V_ PL UPT-Y-N OUT P + U/.V_ mil PR *_ F PR *_S +_PWR_SR PL HOKE_.UH/ mil mil Place these Ps close to FETs P.U/V/X_ + P.U/V/X_ P P/V/X_ PR._ P P/V/XR_ LX PQ ON H L PQ ON mil PR K/F_ mil mil P.U/V/X_ +_PWR_SR P *.U/V_ mil P.U/V/X_ OUT F POK PR./F_ P.U/V_ mil PR / PR OM _ add R by Howard P U/V/X_ P.U/V/X_ YP OUT F ILIM PGOO EN H LX P P P P P V_L PR /F_ LOREFIN LO RT ONLO V TON REF PR REFIN ILIM PU OUT SKIP# MXETJ+ PGOO EN H LX ST L V SEF GN PGN L ST PR _ *SHORT- PR *_ P.U/V/X_ PQ PR *_ PR K/F_ OUT POK PR PR./F_ mil P U/V/X_ PR *_ *_S mil H LX / chang to short pad by Howard P.U/V/X_ L mil PQ ON mil PQ ON +_PWR_SR Place these Ps close to FETs + P.U/V/X_ P.U/V/X_ PL UPT-Y-N P P/V/X_ PL HOKE_.UH/ PR._ P P/V/XR_ mil PR *_S P U/.V_ + mil. Volt +/- % Fs=K T :.(Imax) OP minimum P U/.V/XR_ VPU P.U/V/X_ / chang to short pad by Howard +V PR _ P.U/V/X_ P TSPT P TSPT P.U/V/X_ P.U/V/X_ PR _ PR *_ L L PR _ PR _ SYS_SHN# PR K/F_.U/.V_ V_L SYS_SHN# () PR *_ P.U/V/X_ / change by Leo +.V REFIN: YNMI to V REFIN = RT:.V Fixed REFIN = V:.V Fixed LO = V (LOREFIN = GN) or LOREFIN RNGE:.V to V LO = x LOREFIN POK PR *K_ POK HWPG HWPG (,,,) Quanta omputer Inc. PROJET : FL Size ocument Number Rev POWER_V/V (MXETJ+) Thursday, November, ate: Sheet

27 PR PR PR *_S *_S /F_ VR_PWRG_K# () IH_PRSTP# (,) PM_PRSLPVR (,) P U/V/X_ VSUS PR _ PR *_S VRON (,) PU_VI () PR *SHORT- PR *_S PU_VI () (,,) IMVP_PWRG PR *_S PR *_S PU_VI () +.V PR.K_ PR *_S PU_VI () (,,,) HWPG () H_PROHOT# PM_PRSLPVR VSUS HWPG / add location PR and P Pin is GN Pin PU_VI () PU_VI () PU_VI () PR / chang to short pad by Howard *_ / chang to short pad by Howard P PR P P PR PR PR *.K/F_ *.U/V/XR_ PR.K/F_ PR.U/V/X_ N/V/XR_ *_S *_ K/F_ K/NT_ FE PMON RIS VR_TT# NT SOFT GN_P PGOO V LK_EN# PRSTP# PRSLPVR VR_ON VI ISL QFN X VI VI VI PU VI VI LGTE P PR PR PR *_S *_S *_S VSUS VI PR _ mil VP P.u/.V/XR_ mil mil PQ ON P U/V/X_ Vcore_ P P/V/X_ PL HOKE_.UH/ mil P.U/V/X_ P U/V/X_ PL UPT-Y-N mil Freq : K T :(Imax) OP minimum V_ORE VO PR.K/F_ P P/V/XR_ PR.K/F_ P P/V/NPO_ P P/V/XR_ PR P *P/V/XR_ K/F_ P P/V/XR_ OSET VW OMP F PHSE UGTE OOT N P PR.U/V/XR_./F_ mil mil PQ ON PR./F_ / PR OM change to by Howard P / P OM change p/v/xr_ to by Howard P U/.V_ + P U/.V_ + P.U/V/X_ For.uF PR K/F_ VIFF VSEN RTN ROOP F VO VSUM V mil / chang to short pad by Howard PR *_S PR *_S PR.K/F_ P P/V/XR_ P P/V/XR_ ROOP F VO VSUM PR PR /F_ /F_ P U/V/XR_ VSUS Vcore_ Parallel to PL mil P.U/V/X_ P P/V/XR_ P P/V/XR_ VSUM PR.K/F_ PR /F_ PR _ PR _ PR /F_ VSENSE () VO SENSE () //// mil Parallel Lines to PU P.U/V/XR_ F ROOP PR K/F_ PR K/F_ P N/V/XR_ PR.K/F_ PR PR For.uF P P.U/V/XR_ P/V/XR_ *.K/F_ *K/NT_ PR _ Parallel mil For.uF PROJET MK NOTE Pine Trail Quanta omputer Inc. Size ocument Number Rev ustom POWER_PU ORE (ISL) ate: Thursday, November, Sheet hexainf@hotmail.com

28 (,) SMVREF_GMH VFILT ( VTT/ ) VTT_MEM PR P U/.V_ ( m ) *_ mil PR P *_ U/.V_ +.VSUS_ PR *_S P.U/V_ VQSET PU VTTGN VTTSNS GN MOE GN VTT VLOIN VST RVH VTTREF LL OMP RVL N PGN VQSNS S_GN VQSET S VPU +.VSUS_ mil P P *U/.V_ *RV- mil VST PR./F_ P.U/V/X_ RVH LL RVL S mil mil mil PR.K/F_ PQ ON PQ ON VPU P.U/V/X_ P.U/V/X_ mil PL HOKE_.UH/ PR./J_ P P/V_ P.U/V R +.VSUS_ P.U/V_ P + U/.V_ PL UPT-Y-N P P/V_ mil P.U/V/X_ mil.vsus. Volt +/- % Fs=K T :.(Imax) OP minimum P.U/V/X_ P.U/V/X_ (,,) MINON PR SON S P U/V/X_ (,) SUSON PR SON S VFILT VFILT PR./F R PR K/F_ / PR OM P add K by Howard.U/V/X_ TONSET P *.uf/v_ mil PR *_S N PGOO HWPG (,,,) TPSRGER / chang to short pad by Howard VP PU PL-K-TRL P U/.V_ PR *SHORT- V_GFX_ORE mil +. Volt +/- % ountinue current:. Peak current:. Sustained current:. Vout=.V PR K/F_ PR K/F_ P *.U/V_ P U/.V_ P *.U/V_ N (,,) MINON PR K/F_ VSUS P *.U/.V_ P U/.V_ VOUT EN VNTL GN POK R F.VJ PR R.K/F_ mil P U/.V_ P U/.V_ / PR OM hange to.k by Howard P.U/V/X_ HWPG PR *_S (,,,) HWPG / chang to short pad by Howard PR K/F_ / PR OM hange to K by Howard VO=(.(R+R)/R) P PR P/V/XR / P OM hange to P by Howard Vout=.V Quanta omputer Inc. PROJET : FL Size ocument Number Rev POWER_.V(TPS)/.V(RT) ate: Thursday, November, Sheet

29 mil Place these Ps close to FETs -.V mil PL UPT-Y-N (,,,) HWPG (,,) MINON Vout=.V / PR Footprint & OM hange to by Howard / chang to short pad by Howard P P/V/XR_ R R PR *_S PR.K/F_ PR.K/F_ PR K_ P *SS GN +.V P.u/V/XR_ PR *K/F_ GN REF PR *_S PR *K/F_ PR K/F_ P.U/V/XR_ P.u/V/XR_ GN P U/V/XR_ GN PR _ PU OZLN / chang to short pad by Howard P P/V/XR_ GN PG ON/SKIP VSET VREF TSET V OT PR *SHORT- VP GNP ST HR LX LR SP SN mil P U/V/XR_ PR _ ST HR LX LR P P/V/XR_ GN P SS mil P PR _.U/V/X_ SP SN P P/V/NPO_ VSUS mil mil mil PQ ON PQ ON P P P/V/X_.U/V/X_ PR._ P P/V/XR_ + P U/V/X_ PL HOKE_.UH/ PR K/F_ PR.K/F_ PR./F_ + P U/V/X_ P U/.V_ P PR P/V/XR_.K/F_ GN + mil P *U/.V/XR_ P.U/V/X_.V Fs=K T :.(Imax) OP :. VP GN GN GN.VSUS VPU VPU PR K/F_ / chang to short pad by Howard P U/.V/XR_ mil P.u/V/XR_ PU RT-PSP N +.Volt +/- % ountinue current: Peak current: PR K/F_ MINON VOUT mil +.V (,,) MINON MINON PQ NE PQ PR NE *_S PR K/F_ PR K/F_ P U/V/XR_ PQ MMTLTG P *.U/.V/XR_ VSUS P U/V/XR_ (,,,) HWPG PR */short_ VO=(.(R+R)/R) R<Kohm EN V PGOO PR K/F_ J R GN GN R PR.K/F_ P P U/.V_ U/.V_ Vout=.V P.U/V/X_ P *U/.V/XR_ P.U/V/X_ PROJET MK NOTE Pine Trail Quanta omputer Inc. Size ocument Number Rev ustom VP (OZLN)/.V(RT) Thursday, November, ate: Sheet hexainf@hotmail.com

30 S_ON_ SUSON_is MIN MINON MINON MINON_is_# MINON_is_# SUS S_ON_is SUSON (,) S_ON () VRON (,) LN_POWER () MINON (,,) LN_ON () VPU VSUS VPU VSUS VPU VSUS VSUS.VSUS +V +V V_S V_S VPU V_S V_S VPU +V +.V +.V VPU VPU +V +V V_ORE +.V VP VTT_MEM V_LN +V.VSUS +.V Size ocument Number Rev ate: Sheet Quanta omputer Inc. PROJET : Thursday, November, FL Size ocument Number Rev ate: Sheet Quanta omputer Inc. PROJET : Thursday, November, FL Size ocument Number Rev ate: Sheet Quanta omputer Inc. PROJET : Thursday, November, FL ISHRGE..... POWER_ischarge / PR OM hange to M by Howard P.U/V/X_ P.U/V/X_ PQ O PQ O PR M/F_ PR M/F_ PR M/F_ PR M/F_ P.U/V/X_ P.U/V/X_ PR M/F_ PR M/F_ PR M/F_ PR M/F_ PQ PTEU PQ PTEU P.U/V/X_ P.U/V/X_ PR M/F_ PR M/F_ PQ O PQ O PQ NE PQ NE PR _ PR _ PR M/F_ PR M/F_ PR K/F_ PR K/F_ PR M/F_ PR M/F_ PR _ PR _ P.U/V/X_ P.U/V/X_ PR *M_ PR *M_ PQ FM PQ FM PR *M_ PR *M_ PQ NE PQ NE PQ NE PQ NE P.U/V/X_ P.U/V/X_ PR M/F_ PR M/F_ PR _ PR _ PR M/F_ PR M/F_ PQ NK PQ NK P *.U/V_ P *.U/V_ PQ NE PQ NE PR _ PR _ PQ NE PQ NE PQ NE PQ NE PQ NE PQ NE PQ NE PQ NE PQ NK PQ NK PR _ PR _ PR _ PR _ PQ FM PQ FM PQ PTEU PQ PTEU PR _ PR _ PR _ PR _ P.U/V/X_ P.U/V/X_ PR M/F_ PR M/F_ P.U/V/X_ P.U/V/X_ P.U/V/X_ P.U/V/X_ PQ NK PQ NK P P/V/X_ P P/V/X_ PQ PTEU PQ PTEU PQ NE PQ NE P.U/V/X_ P.U/V/X_ PR _ PR _ P.U/V/X_ P.U/V/X_ PQ PTEU PQ PTEU P.U/V/X_ P.U/V/X_ PR M/F_ PR M/F_ P.U/V/X_ P.U/V/X_ PR _ PR _ PR _ PR _ PQ O PQ O P.U/V/X_ P.U/V/X_ P P/V/X_ P P/V/X_ PR M/F_ PR M/F_ PQ NE PQ NE PQ O PQ O PQ O PQ O P.U/V/X_ P.U/V/X_ PQ NE PQ NE PR _ PR _ PQ NE PQ NE PR M/F_ PR M/F_ PR *M_ PR *M_ PQ NE PQ NE PQ NE PQ NE P.U/V/X_ P.U/V/X_ PQ PTEU PQ PTEU PR M/F_ PR M/F_

31 Screw Hole HOLE *H-TP HOLE *H-TP HOLE *H- HOLE *H- HOLE *H- HOLE *SP-REX HOLE *H-P hole hole hole hole hole hole hole New dd HOLE *H-TPT HOLE *H-TPT HOLE H-P HOLE *H-P HOLE *H-P- HOLE *H-iP HOLE *SP-REX HOLE *H-TSP HOLE *SP-FL-NP HOLE *H-TSP HOLE *SP-FL-NP HOLE *H-TSPP HOLE *H-P NPTH HOLE HOLE *N *N HOLE *N HOLE *H-N ecoulping ap hole :h-bsdpb hole, del hole,hole,hole,: h-cdn hole: h-cdp hole: h-tsbcdp hole:h-bspdpb hole :del hole:h-tsdpt Quanta omputer Inc. PROJET : FL Size ocument Number Rev Screw Hole / EMI ate: Thursday, November, Sheet hexainf@hotmail.com

32 dapter harger ISL MINON S# S# attery MIX OZ ISL TPS LO V_LW_ON V_LW_ON. VRON. VPU +V VPU +.V +V_ORE.VSUS VTERM(.V) MINON MINON MINON SUSON SUSON MINON S_ON S_ON LO RT LO RT MOSFET MOSFET MOSFET MOSFET MOSFET MOSFET +.V.V V +.VSUS +VSUS +V V_S V_S Quanta omputer Inc. PROJET : FL Size ocument Number Rev Power lock iagram Thursday, November, ate: Sheet

33 P IN MIXER VPU PWM VPU a HWPG(/VPU) VPU S_ON S_ON VPU PQ SW VPU PQ SW V_S V_S H_PWRG PLT_RST# PineView-M PUPWRGOO RSTIN# PWROK T PWR_UT# c E NSWON# RSMRST# R K a RSMRST#_L U PUPWRG PLTRST# elay ms VORE PWM IMVP_PWRG PGOO VRON LKEN# +V_ORE(.V ~.V) a VR_PWRG_K# Q LKEN K lock Gen P# HWPG(ll I/O Power GOO) ELY ms d EPWROK IMVP_PWRG PWROK VRMPWRG Tiger Point PR R O ohm c VRON HWPG(ll I/O Power GOO) SLP_S# a SLP_S# VPU PWM a.vsus P a HWPG (.VSUS) b SLP_S# a SUSON b MINON PQ SW VPU PQ SW a VSUS a VSUS LO PWM.VSUS LO.VSUS VTT_MEM (.V) b VP b b V_GFX_ORE(.V) b HWPG (VP) b HWPG (V_GFX_ORE) b HWPG (+.V) PU LO VPU PQ SW VPU PQ SW b +.V b +V b +.V.. Ver. Quanta omputer Inc. PROJET : FL Size ocument Number Rev POWER SEQUENE IGRM ate: Thursday, November, Sheet hexainf@hotmail.com

34 MOEL: FL Motheroard REV: HNGE LIST: FIRST RELESE ON // Page -->.. dd pull up resistor K on PM_SETPU# and PM_STPP#. Swap lock GEN pin to. Swap lock GEN pin, to pin,. dd f page symbol on LKEN line. hange Volume.uF->.uF. dd capacitor uf (,) and.uf() on V_ORE. Swap capacitor uf to uf (). dd capacitor uf(),.uf() on V_GFX_ORE. Swap R(R) to ead dd.uf () on.vsus. dd.uf () on VP. dd.uf () on +.V. Swap R location to close chip dd pull up resistor (R) on WWN_OFF#. hange R and R volume K->.K. hange sequence dd N gate U,, R, R,R,R.. dd pull down resistor (R, R) on S, S.. Improve backlight flash add U,,R. Modify SIM define (N). hange audio V_IO voltage +.V->+.V. el on EP. el on SERIRQ. Swap E IH_RSMRST# (Pin -> Pin ). dd pull up resistor K (R) on LI#_Panel Roll. dd K (R) and pf () on FN ircuit. el R on US_ON#. dd uf () on WWN_V. el PR on HWPG. el PR and P on VRON Lline. dd R on SPIF line /. dd R on IH_Z_OE_ITLK /. dd (p) in OM /. L uh ->R /. R,R.K ->.K/. R,R,Q,Q, del in OM (reserve)/. Swap N part number (MI)/. Reserve R,R,R,R,,,, and,,, in audio function for EMI and ES/. Reserve R, P, R in audio function for EMI /. ancel HS_GN in LN function RJ/. Swap S part number (Hall sensor)/. Swap N part number (Key board connector)/. dd,,,,,,,,,,,,,,,,,,,,,,, for EMI in Keyboard connector/ MOEL : FL M PGE FROM To c.el R,R OHM /'.R,R,R,R,R,R,R,R,R,R,R,L,R,R,R,R Use short pad. /'.change N footprint /'.modify N pin define /'. move U to RT board.el R R,R,R,R FOR audio output and EL R for M I. R for M I and R K.hange audio phone jack footprint N.EL N pin Let it floating. Quanta omputer Inc. PROJET : FL Size ocument Number Rev FL E Record List_ ate: Thursday, November, Sheet

35 MOEL: REV: HNGE LIST: MOEL : FL M PGE FROM To FL Motheroard Quanta omputer Inc. PROJET : FL Size ocument Number Rev FL E Record List_ ate: Thursday, November, Sheet hexainf@hotmail.com

36 VPU VPU NSWON# S_ON +V_S +V_S.s ms us us OL : H NON OL L OL : H NON OL L RSMRST# NSWON# PM_SLP_S# PM_SLP_S# SUSON.VSUS VSUS VSUS MINON.ms ms ms us ms us.ms.ms.ms OL : H NON OL L OL : H NON OL L OL : H NON OL L VTT_MEM VP V_GFX_ORE +.V +V +.V.ms.ms.ms +.V VRON HWPG V_ORE VR_PWRG_K# LKEN IMVP_PWRG EPWROK ms ms us ms us.ms ms PWROK.ms H_PWRG PLT_RST# ms.ms.ms Quanta omputer Inc. PROJET : FL Size ocument Number Rev FL Power Sequence Ver Thursday, November, ate: Sheet

SY3. BlOCK DIAGRAM. Intel. TigerPoint. Intel PineView-M VGA LCD. USB CNN x2. Bluetooth WWAN. Camera

SY3. BlOCK DIAGRAM. Intel. TigerPoint. Intel PineView-M VGA LCD. USB CNN x2. Bluetooth WWAN. Camera SY lok IGRM LOK GEN SLGSPVTR 0 PU Thermal Sensor Intel PineView-M R/G/ VG attery In / & harge MHZ RII SO-IMM Micro-G LVS L Max. G US NN x luetooth SIM Socket WWN US.0 Intel MI x TigerPoint PI-E PI-E ST

More information

UW3 Block Diagram. XDP Page 31. Page 3~5. Port x3 WWAN. Page 20 Page 16. Page 6~10. SIM Card. Page 20 AUDIO CODEC IDT 92HD79BX

UW3 Block Diagram. XDP Page 31. Page 3~5. Port x3 WWAN. Page 20 Page 16. Page 6~10. SIM Card. Page 20 AUDIO CODEC IDT 92HD79BX P STK UP L LYER : TOP LYER : SGN LYER : IN LYER : IN LYER : V LYER : OT SYSTEM POWER +VPU/+VPU(RT) R SMR_VTERM +.VSMVREF/+.VSUS(RT) PGE PU ORE RT GFX ORE(RT) PGE +.V(RT) PGE +.V(RT) PGE VP.V(RT) PGE PGE

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1. R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766 OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N P REVISION REOR J SP88 0 - RE N_JK P 90-00_-POS TP # - Remove these components to stack north # - Populate these components to stack north Use k Resistors or adjust as needed Header - Molex 90-0 PITORS,

More information

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1. Project: ate Version Items V.0 RWN Y PORJET SIM800+SIM8M_VTS Reference ONTENT HEKE Y V.0 SHEET of 7 POWER POWER -0V F0 0 L0 VIN LO X0 SM0 SWRH07 uh T-PIN-X TVS0 Z0 + 0 VT U0 VZ=V,Pd=W SM7 00uF V GN VOUT

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

Carrier Board Design Guide

Carrier Board Design Guide arrier oard esign Guide for OM Express Modules (OM.0 R.0) 0.0-000-00 opyright opyright 0-0 VI Technologies Incorporated. ll rights reserved. No part of this document may be reproduced, transmitted, transcribed,

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11 Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page Intel Edison reakout Sept/0 V to V rick Power Supply V power supply and battery recharger SPI GPIO Intel Edison PWM I S URT 0 0" header US 0TG URT Level Shifter URT US FTI P P lient US Micro Type- lient

More information

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0 Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

ZG5 NB Block Diagram

ZG5 NB Block Diagram VTERM(+0.V) VTT(+.0V) +.VSUS +.V +.VSUS +.V +.V VPU +.V +.VSUS L_.V L_V +V RT P." panel P LVS ZG N lock iagram iamondville VORE:+. ~ +0. VP:+.0V V:+.V or +.V FS GMS P, HOST P R P LVS, MI, R LK P POWER

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

XIO2213ZAY REFERENCE DESIGN

XIO2213ZAY REFERENCE DESIGN XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE

More information

othan RJ lock iagram PIN (micro F-PG) P,,, w, w inch XG, SXG+ / MHz VI M/M LVS L P LVS lviso GM/PM RII / UNUFFERE RII SOIMM P Hyper memory P,, R/G/ RT PIE Lanes P R/G/ PIN (micro FG) P,,, RII / UNUFFERE

More information

[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M

[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M R00 R000 J00 MI-OS-T J000 MI-OS-T V T V T 0.u.V 0 J00 000 0.u.V R-00 MIIS0 MIIS0 [,,] [,] [,,,] [,] V0 V00 V0 p 00 00p 00 p 00 V0 VUS VIO T_HG_STT GPIO_HG_N 00 p 0 p 00 p 0 p 00p 0 00p 0 R0 R0 00K 0 LM0SN

More information

P STK UP LYER : TOP LYER : SGN LYER : IN PU ORE ISL Li / lock iagram PU Penryn PU THERML SENSOR.MHz 0 LYER : IN LYER : V LYER : OT P (upg)/w LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# REFLK,REFLK# REFSSLK,REFSSLK#

More information

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information.

Note: Please refer to AX110xx Network SoC Application Design Note for more detailed information. PGE PGE X00 & X00 hip H/W onfiguration Pins MHz rystal RJ- onnector o H ebugger onnector I onfiguration EEPROM (T0) Power and y-pass apacitors Serial us Schematic: I : I EEPROM SPI : T EEPROM (optional)

More information

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header esign Overview Page Power,Flash,Scard User switch,reset switch. Page Ethernet Page udio Page US Page JTG,OOTSW,LE,Header isclaimer: Schematic's are for reference only. provides no warranty for the use

More information

H-LCD700 Service Manual

H-LCD700 Service Manual H-L00 Service Manual FULT ESIPTION: SOUN onfirm the volume isn t in silent mode before check. heck I0 () plug has audio output or not Speaker damaged heck I0 has supply V or not heck power heck I0 () plug

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1 SI_x_NLG_H_[:] P P SI_x_SPI_MISO SI_x_SPI_MOSI SI_x_SPI_LK SI_x_SPI_S FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ FE/SI_OM_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_ SI_x_NLG_H_

More information

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF. POWER_KEY POWER_OFF US_IN WKEUP H_ET HG_STTUS PLYKEY +VRT VT VUS +VRT LI_.V LI_.V VUS VT VTT VTT VTT +V +V +V +V VTT V +V T uf uf R k R k uf uf R k R k VIN VOUT U XPM U XPM Vbat ON ON ON ON KW ON/OFF KW

More information

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31] V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH

More information

2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM

2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM Table of ontents Notes MS0LGLK Touch Sensors Touch Sensors Power OSM US OM L Revisions Rev escription X First raft X Replaced, M RN with sigle resistors Updated Power section Swapped LE_ER, with ER, to

More information

All use SMD component if possible

All use SMD component if possible R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

CPU Thermal Sensor GMT781-1 EXT.CLOCK GEN ICS954226AG-T. 533 MHZ Memory Dual channel DDR II CHANNEL A DDR II CHANNEL B 1X PCI-E<PORT1> 2.

CPU Thermal Sensor GMT781-1 EXT.CLOCK GEN ICS954226AG-T. 533 MHZ Memory Dual channel DDR II CHANNEL A DDR II CHANNEL B 1X PCI-E<PORT1> 2. NRL lok IGRM PU YONH/MERON eleron u-fpg PIN PU Thermal Sensor GMT- EXT.LOK GEN ISG-T attery In / & harge FS RT x -SU -Pin L " Square XG RT Hx LVS MHZ N LISTOG GML R II HNNEL R II HNNEL MHZ MHZ Memory ual

More information

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON

B1 AC V+ J2 120V J5V AC_HI -V_RLY A_ON +V DGND A_ON2 J1 230V uF/25V AC_LO J3 120V AC V- 2KPB06M DW G-S-290 R1 499R TE ND J ON 0 _HI _LO F J 0V J 0V J 0V T T-00-N V V- KP0M 00uF/V _ON V N JV J ON -V_LY _ON V N W-0---S-0 _ON N PW000-SFH P.O. OX 0, NL. PTOOUH, ONTIO N KJ Y PHON (0) - FX (0) -0 WWW.YSTON. LT 00 igital Power Supply

More information

Renesas Starter Kit for RL78/G13 CPU Board Schematics

Renesas Starter Kit for RL78/G13 CPU Board Schematics Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port

More information

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT LTER YLONE III EP evelopment & Education OR SHEMTI ONTENT PGE TOP MEMORY OVER PGE, TOP SRM,FLSH 0 ~ 0 0 ~ 0 ISPLY VG, LE, SEGMENT 0 ~ 0 IN/OUT LOK, PS, RS, UTTON, SWITH, ONNETOR,S R 0 ~ FPG yclone II EP

More information

Reference Schematic for LAN9252-HBI-Multiplexed Mode

Reference Schematic for LAN9252-HBI-Multiplexed Mode Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM

More information

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160 Service Service Service W-V0 0-0 Product Service Group udio Service Information lready published Service Informations: ORRTION TO SRVI MNUL elow are corrections to the circuit diagram parts list: OMI OR

More information

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA Table of ontents Title Page Notes Rev X escription Original Release Revisions ate Nov--0 pproved Production Release ec--0 Production Release Feb--0 Microcontroller Solutions Group 0 William annon rive

More information

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R0 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V 0.uF U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V

More information

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s A g la di ou s F. L. 462 E l ec tr on ic D ev el op me nt A i ng er A.W.S. 371 C. A. M. A l ex an de r 236 A d mi ni st ra ti on R. H. (M rs ) A n dr ew s P. V. 326 O p ti ca l Tr an sm is si on A p ps

More information

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please

More information

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13 Table of ontents Title lock iagram KEZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Initial raft Revisions. Remove Motor ontrol onnector J. Remap J, J, J, J pinout. dd one series resister

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

Quickfilter Development Board, QF4A512 - DK

Quickfilter Development Board, QF4A512 - DK Quickfilter evelopment oard, QF - K nalog Inputs - U +.V +.V J N hannel J N hannel J N hannel J N hannel U +.V +.V U +.V U +.V Prototyping rea J J Optional +V External Power x Header 0." US onnector U

More information

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0

05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0 0 - limentacion 0 - onector Externo 0 - daptacion Puerto Serie 0 - Modem SIM00 TT_VOLTGE VN_ TX TX_U RX_GSM RX_GSM HRGE_STTUS P. RX RX_U TX_GSM TX_GSM ST_ ST_ P. P. P. P. R 0 R 0 TR_U RI_U TR_GSM TR_GSM

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

Stand by & Multi Block

Stand by & Multi Block _NEUTRL LX0S _LIVE 0.,.0mH + 0%, - 0% HOT Stand by & Multi lock TM0S MULTI TRNS(EER) M /KV RM0 M0 K/W(R) /00V M SFF00G(00V/0) 0 M0 M0 UF00 UF00 M UF00 OL M.uF/0V(L0W) QM OL S-GN ZM MMZVTG RM RM 00K(0)F

More information

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2 --00_: RV;E,F,G,H,J,K,L,M,N,P,R V;H,H,J,J,K,K,L,L,M,M,N,N,P,P V;,,,,,,,E,E,F,F,G,G SMOE MOE S EXP EXP EXP0 HIPI HIIPI HIPI HIPI0 EXTFILTER GN_ GN_0 IN- IN+ EN- EN+ VREF V_ES N RY PLK PULK LK SYN SYN SYN

More information

ZE lock iagram (Intel edar Trail-M Platform) 0 HMI ONN P I0 HMI.a I x edarview-m 00 / 0MHz (.W) & (.W) (nm) Micro-FG (xmm) R III,00/0 MT/s hannel LK Gen. SLGLVV P UNUFFERE RIII SOIMM R-/F LK/, H= P LVS/eP

More information

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5. lock iagram I R Select I/SPI Mode Select MLK Source ommunication PG. US to I/SPI IS Signals PG. nalog Inputs PG. IS Interface Line-In / Microphone nalog Outputs PG. Headphone SGTL PG. igital Header P PSI

More information

Note Division P1 P2 P3 P4 P5 P6 P7 P8 P1 P2 P3 P4 P5 P6 P7 P8 NOTEDIV1 NOTEDIV2 KEYBOARD_VOLTAGE VCF_IN LFO_IN FILTER_ENVELOPE. Filter.

Note Division P1 P2 P3 P4 P5 P6 P7 P8 P1 P2 P3 P4 P5 P6 P7 P8 NOTEDIV1 NOTEDIV2 KEYBOARD_VOLTAGE VCF_IN LFO_IN FILTER_ENVELOPE. Filter. Jasper 0 EP Wasp Synthesiser lone Keyboard V_ENV_TRIG keyboard.sch N0 N N N N N Note ecoder N0 N N N Noteecoder.sch P P P P P P P P Note ivision P P P P P P P P NOTEIV GLIE_ GLIE_ Waveform Generators KEYOR_VOLTGE

More information

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS +V Host MSP +V R MSP_SS MSP_MOSI MSP_MISO V_HOST MOTOR_T_VSNS_ OMMS_MOSI OMMS_MISO OMMS_SLK OMMS_SS URT TX URT RX V V V V P._T._M_RTLK VRF-_VRF- P._T._TLK_OUT VRF+_VRF+ P._T._TLK_OUT P._T._UST P._T._UST

More information

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3. Title Page lock iagram MU & rduino Headers OSM & Power Supply On-board Peripherials Revisions Rev escription ate -Jun- V.0 -Feb- pproved Microcontroller Product Group 0 William annon rive West ustin, T

More information

3JTech PP TTL/RS232. User s Manual & Programming Guide

3JTech PP TTL/RS232. User s Manual & Programming Guide JTech PP-00 TTL/RS User s Manual & Programming Guide Revision. J Tech o., Ltd. Fu-Hsing N. Rd., F Taipei, Taiwan Tel: +--00 9 info@jtech.com.tw JTech (J Eng.), Inc. E. Valley lvd., Suite ity of Industry,

More information

Auburndale / Arrandale

Auburndale / Arrandale LL Intel alpella Platform with iscrete GFX POWER /TT ONNETOR PG R - SOIMM0 R - SOIMM PG PG TT HRGER RUN POWER SW VSUS, VSUS, V_S, V_S +V, +V PG ischarge PG PG 0 ual hannel R 00/0.V uburndale / rrandale

More information

ZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga

ZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga TVOUT TFT L Panel." WSXG+ X'TL M VI RT luetooth US US P P P P P amera Module(.M) P in ardreader (SMS ) P US US Port x US0~ P VI TVout LVS VG Media-ay O/nd H/nd attery P X'TL.MHZ lock Generator H IS0GLF

More information

NOTE: please place R8 close to J1

NOTE: please place R8 close to J1 Sheets, & /M_RESET PST T T0 +.V_MU R 0K /M_RESET PST T T0 +.V_MU 0.uF NOTE: please place J close to the edge of the P so that the debug cable is clear of the P when attached to the board J 0 0 M Header

More information

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N ate: //00 heet of File: :\User\..\MFO.choc rawn y: NIN_P NIN_N NOUT_P NOUT_N N_N N_P LE OLK_P OLK_N NTROUT_P NTROUT_N IN_P LK_P LK_N NV_P IN_N NV_N VO MFO.choc TK TI TO TK TI TO LK _IN ONE HWP INIT_ M

More information

FP7 (CULV) BLOCK DIAGRAM

FP7 (CULV) BLOCK DIAGRAM FP (ULV) LOK IGRM P STK UP 0 L HI TOP GN IN IN V OT PU SU00 eleron FS /00/0 P (G) 0W PGE,, PU THERML SENSOR PGE LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# LK_PIE_VG,LK_PIE_VG#.MHz LOK GEN RTMN-0-V-GRT PGE RIII-on

More information

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3 MU THERMISTOR- MU LI_RX LI_TX LI_RX LI_TX MX_TX MX_RX MX_/RE MX_E MX_TX MX_RX MX_/RE MX_E MX_LI +.V_MU R 0K R 0K R R R R LE_POWER_STGE - Out GN J LE- -V LE Power Stage LE_POWER_STGE - Out GN J LE- -V LE

More information

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES: +V +V R 00K U S S G G SI.V +V V _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 R 00K R 00K + 0uF _VPPEN _VPPEN0 _VEN _VEN0 _VPPEN _VPPEN0 _VEN _VEN0 V U VIN VPPIN VPP0 VPP V0 V VPP0 VPP V0 V SHN 0

More information

FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.

FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V. [K-] K- K Evaluation oard Rev.0 GENERL ESRIPTION The K- is an evaluation kit for the K; a digital signal processor (SP) with channels digital data interface. It realizes an easy evaluation of the audio

More information

ICS97U V Wide Range Frequency Clock Driver. Pin Configuration. Block Diagram. Integrated Circuit Systems, Inc. 52-Ball BGA.

ICS97U V Wide Range Frequency Clock Driver. Pin Configuration. Block Diagram. Integrated Circuit Systems, Inc. 52-Ball BGA. Integrated Circuit Systems, Inc. ICS97U877 1.8V Wide Range Frequency Clock river Recommended Application: R2 Memory Modules / Zero elay Board Fan Out Provides complete R IMM logic solution with ICSSSTU32864

More information

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector.

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector. PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE ifferential SM MGT locks X PGE - Power us and Switches

More information

SM XBEE MODULE XBEE SMT MODULE NC GND GND RF_SELECT VCC COMM/AD0/DIO0 AD1/DIO1 DOUT/DIO13 AD2/DIO2 DIN/CONFIG/DIO14 DIO12 AD3/DIO3 RESET RTS/DIO6

SM XBEE MODULE XBEE SMT MODULE NC GND GND RF_SELECT VCC COMM/AD0/DIO0 AD1/DIO1 DOUT/DIO13 AD2/DIO2 DIN/CONFIG/DIO14 DIO12 AD3/DIO3 RESET RTS/DIO6 0 ONI N RST SW T00Q R 0 X_V R0 TI TMS T TO R IN T R V P TSW0 0 urrent Testing TSW00S P R OUT IO RSSI_PWM PWM X_V 0 0u/0V R R R R R R TR/PIN_SP 0u 00n p.p X_OUT X_IN X_IO X_RST X_PWM X_/MS_X X_TR/PIN_SP

More information

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115 PL ENOER OUNTER / PWM MOTOR ONTROL / GLUE LOGI PL YPSS PITORS LE0 LE LE LE ESTOP_U ESTOP_IRQ _USY _IN _OUT _/S _/S _OUT _IN _SLK 0.uF +.V 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF 0.uF P0.[0:] [0:] 0 P0. P0. P0. P0.

More information

EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface

EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface EFM US Type- 0 W harger History oard Function Title Page EFM & User Interface oard Power Page Rev. escription 00 Prototype version. 0 Initial release version. VUS Voltage Regulator ebug MU ebug Misc. P

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N NOTES: ISION LOK. Unless otherwise stated: Resistors are mw, % tolerance. apacitors are V, % tolerance.... J Port and Net Name scopes for this project are: Port NOT Global (connected via Sheet Symbols)

More information

Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09

Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09 Table of ontents Notes F & PL MRM, S & SFLSH OPTIONL PORT Rev X0 escription onvert into FSL template Revisions X ll parts FL //0 X Replaced U with the correct part //0 X X Replaced some components with

More information

MT9V128(SOC356) 63IBGA HB DEMO3 Card

MT9V128(SOC356) 63IBGA HB DEMO3 Card MT9V(SO) IG H MO ard Page escription Page lock iagram Pinout Sensor Power Supply VideoOut_lock_Reset xternal Interface Rev Who ate escription Rev 0.0 jwrede 0/0/0 ase Schematic for ustom esign Rev 0. aralex

More information

MSP430F16x Processor

MSP430F16x Processor MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_

More information

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD fb_inj fb_inj JS0 JS JS U JS Vsyn JS V PT/K 0 VSS PT/K GMXF- GMXF PT/K OS- JS OS PT/K OS- OS PT/K Squirt- RST PT/K ccel- PT0 PT/K Idle- JS Warmup- PT PT0/K0 FP- PT VSS 0 PT V TX- PT PT/ 0 JS JS0 RX- PT0/Tx

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V PGE System Monitor ux PGE System Monitor PGE System ce Upstream PGE Upstream onnector PGE Single Ended Socket locks X PGE ifferential SM locks X PGE -0 Power us and Switches V OR V JK RIK VINT VINT JK

More information

P300. Technical Manual

P300. Technical Manual + I/Os, solenoid drivers Technical Manual icasso venue, avis, C, US Tel: -- Fax: -- Email: sales@tern.com http://www.tern.com COYRIHT, i-engine, -Engine, R-Engine and CTF are trademarks of TERN, Inc. mes

More information

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds. lock iagram Ethernet PoE Level Translators SPI HNSHKE URT tmega U US ISP MHz User button Leds Wi-Fi Module U GPIO Headers micros US US Host MHz lock iagram Size ocument Number Rev Yun ate: Thursday, January,

More information