FP7 (CULV) BLOCK DIAGRAM
|
|
- Beatrix Gilbert
- 5 years ago
- Views:
Transcription
1 FP (ULV) LOK IGRM P STK UP 0 L HI TOP GN IN IN V OT PU SU00 eleron FS /00/0 P (G) 0W PGE,, PU THERML SENSOR PGE LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# LK_PIE_VG,LK_PIE_VG#.MHz LOK GEN RTMN-0-V-GRT PGE RIII-on board G Rx *pcs PGE, RIII-SOIMM PGE RIII 0 MTs RIII 0 MTs NORTH RIGE antiga SFF GS PGE ~ LVS RT PIE L ONN PGE RT PGE HMI level shift Parade PS0 PGE HMI ON PGE MI LINK.KHz NSRLK, NSRLK# SYSTEM HRGER(ISLHZ-T) PGE SYSTEM POWER RT0 PGE ST -." H & SS PGE ST0 0M P (FG) SOUTH RIGE IH-M SFF P (FG) US.0 0, US.0 Ports X PGE PI-E Webcam PGE luetooth PGE WWN PGE SIM ard PGE ard Reader PGE R III SMR_VTERM.VSUS(RT0) GMH +.0V (RT0) PU ORE RT SYSTEM ISHRGER +.V/LN/S PGE PGE 0 PGE PGE Keyboard Touch Pad PGE PGE.KHz LP ENE K K PGE PGE ~0 igital microphone PGE, zalia nalog ITH0 pin,qfn PGE Jack to Speaker PGE X Mini PI-E ard Wlan (Half Minicard Wireless ) PGE LN 0/00 RTL0EL-GR PGE FN PGE SPI PGE udio Jacks (Phone/ MI combo connect) PGE UMT_--_ SOT_-_- sc0-_-_-p S0 SOT S0 PROJET : FP Quanta omputer Inc. Size ocument Number Rev N ustom lock iagram ate: Thursday, May, 00 Sheet of
2 /.el Vcc_H R (short00).,, 0,, R G, foot print P.opv-0 update net import, swap pin.pr net change from +VSUS to +VSUS..PR net change from +0VLW to +VLW..NET NME hange from R_LK_VG_OE# to R_LK_WWN_OE#..NET NME hange from LK_VG_OE# to LK_WWN_OE#..New add R,R, R0 RT_R,RT_G,RT_ for EMI /.New add for RT RG EMI.New add GN P Footprint SP-RE0x.del T00,T0,T0,T0. /.update power schematic for LV cup. /.update rename..el H0,H0.. and..new K test P on GPX and GPX.hange footprint N,N,N,N,N,N,PL,PL,PL.New add for EMI..R Footprint change to R00.hange LN from G to 0/00( Transformer).WWN--->New add R,R0,,,. 0.EL NET-->MI+,MI-,MI+,MI-.. R,,R,R for HSYN VSYN. Title <Title> Size ocument Number Rev <oc> <Revod ate: Thursday, May, 00 Sheet of
3 +V L H0KF-T_ L0 +V_K_PU H0KF-T_ 0U/.V_ L H0KF-T_ +V R 0K/F_ = overclocking of PU and SR not llowed TME 0U/.V_ 0U/.V_ PT_SM PLK_SM 0.U/0V_ Q MEN00E +V_K_MIN 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ P/0V_ +V_K_MIN 0 0.U/0V_ 0.U/0V_ 0.U/0V_ Q MEN00E +V +V R0.K/F_ hange to p Y X. G_XIN.MHZ GF P/0V_ 0.U/0V_.MHz 0PPM,L=0PF 0.U/0V_ R.K/F_ GT_SM GLK_SM G_XOUT SI- P/0V_ K_PWG 0.U/0V_ *00K/F_ +V_K_MIN +V_K_PU +V_K_MIN PU_SEL R0 R, GLK_SM, GT_SM G_XIN G_XOUT *0_/S FS PV- U VPLL V VPI VREF VSR VPU VI/O VPLLI/O VSRI/O VSRI/O VSRI/O VPU_IO N X X K_PWRG/P# FSL/TEST_MOE SLK ST GN GN GN GNPU GNPI 0 GNREF GNSR GNSR GNSR EP K0 Realtek Silego K0 RTMN-0-V-GRT QFN RTMN-0-V-GR SLGSPVTR,,0,,,,,,,0,,,,,,,, +V,,,,,,0,,0,0, +.0V PULKT0 0 PULK0 PULKT PULK PUT_ITP/SRT PU_ITP/SR 0 OTT_/SRT0 OT_/SR0 MHz_Nonss/SRLK/SE Mhz_ss/SRL/SE SRLKT/STL SRLK/STL SRLK/R#_ SRLKT/R#_ SRLKT SRLK PI_STOP# PU_STOP# SRLKT SRLK SRLKT/R#_F 0 SRLK/R#_E SRLKT SRLK SRLKT0 SRLK0 0 SRLK/R#_G SRLKT/R#_H PILK0/R#_ 0 PILK/R#_ PILK/TME PILK PILK/_SELET PI_F/ITP_EN US_MHZ/FSL FSL/TST_SL/REF M_NONSS M_SS R_LK_MINI_OE# R_LK_ST_OE# R_LK_WWN_OE# R_LK_MH_OE# TME R_PLK_K M_SEL L LSP000 ITP_EN FS FS LK_PU_LK LK_PU_LK# LK_MH_LK LK_MH_LK# LK_PU_ITP LK_PU_ITP# REFLK REFLK# *P T *P T LK_PIE_WWN LK_PIE_WWN# REFSSLK REFSSLK# LK_PIE_GPLL LK_PIE_GPLL# PM_STPPI# PM_STPPU# LK_PIE_IH LK_PIE_IH# LK_PIE_LN LK_PIE_LN# LK_PIE_ST LK_PIE_ST# LK_PIE_WLN LK_PIE_WLN# R R /F_ /F_ R /F_ R /F_ R _ R _ R _ R _ R0 _ R#_ R#_ R#_G R#_H R0.K/F_ PU_SEL0 R 0K/F_ PU_SEL R _ SR, SR 0, SR SR 0 LK_MINI_OE# LK_ST_OE# LK_WWN_OE# LK_MH_OE# PLK_LP_EUG PLK_LP_K0 LK_MH_OE# LKREQ LK_MH_OE# LK_VG_OE# LK_ST_OE# LK_MINI_OE# PLK_IH LK_M_R LK_M_US LK_M_IH R SR Port SR SR SR SR0 0K/F_ 0 +V 0=UM M_SEL R 0K/F_ M_SEL PIN 0=UM PIN0 PIN OTT OT PIN PIN SRT/LT_00 SRT/LT_00 = External VG SRT0 SR0 Mout-NSS Mout-SS LK_MINI_OE# LK_WWN_OE# LK_ST_OE# R R R *P/0V_ *P/0V_ PLK_LP_K0 PLK_IH 0K/F_ 0K/F_ 0K/F_ +V R 0K/F_ ITP_EN For Realtek reserve R_PLK_K R *0K/F_ PU lock select PU_SEL0 R0 K/F_ PU_SEL0 MH_SEL0 PU_SEL R K/F_ PU_SEL MH_SEL +.0V R K/F_ PU_SEL PU_SEL R K/F_ MH_SEL +.0V R K/F_ K to N only when XP is implement.no XP can use 0 ohm R0 K/F_ FS FS FS PU SR PI RSV 00 *0P/0V_ *P/0V_ *0P/0V_ LK_M_R PLK_LP_EUG LK_M_US *P/0V_ LK_M_IH for EMI PROJET : FP Quanta omputer Inc. Size ocument Number Rev N ustom lock Generator ate: Thursday, May, 00 Sheet of
4 H_#[..] H_ST#0 H_REQ#[0..] H_ST# H_0M# H_FERR# H_IGNNE# H_STPLK# H_INTR H_NMI H_SMI# H_#[..] H_REQ#[0..] H_#[..] U H_# P H_# V []# S# H_# W []# NR# H_# T []# PRI# H_# []# H_# []# EFER# H_# T []# RY# H_#0 []# SY# H_# [0]# H_# []# R0# H_# []# H_# E []# IERR# H_# []# INIT# H_# []# Y []# LOK# ST[0]# H_REQ#0 R RESET# H_REQ# R REQ[0]# RS[0]# H_REQ# U REQ[]# RS[]# H_REQ# P REQ[]# RS[]# H_REQ# W REQ[]# TRY# REQ[]# H_# N HIT# H_# K []# HITM# H_# G []# H_#0 T []# PM[0]# H_# K [0]# PM[]# H_# T []# PM[]# H_# H []# PM[]# H_# F []# PRY# H_# J []# PREQ# H_# H []# TK H_# M []# TI H_# P []# TO H_# R []# TMS H_#0 J []# TRST# H_# L [0]# R# H_# M []# H_# U []# THERML H_# P []# H_# R []# N []# PROHOT# ST[]# THERM THERM 0M# F0 FERR# THERMTRIP# IGNNE# R GROUP 0 R GROUP IH F STPLK# LINT0 E LINT SMI# V Y RSV0 G RSV0 L RSV0 J RSV0 F RSV0 H RSV0 RSV0 ONTROL XP/ITP SIGNLS H LK LK[0] LK[] RESERVE M J L N F J M 0 N G K H K L H F Y Y V0 V V W U W V J ITP_PM#0 ITP_PM# ITP_PM# ITP_PM# ITP_PM# ITP_PM# ITP_TK ITP_TI ITP_TO ITP_TMS ITP_TRST# HH_PROHOT# H_THERM H_THERM 0 PM_THRMTRIP# H_THERM T *P H_S# H_NR# H_PRI# H_EFER# H_RY# H_SY# H_R0# R./F_ H_IERR# +.0V H_INIT# H_LOK# H_RESET# H_RS#0 H_RS# H_RS# H_TRY# H_HIT# H_HITM# SYS_RST# R _ +.0V R *0_ H_PROHOT# H_THERM H_THERM PM_THRMTRIP#, LK_PU_LK LK_PU_LK# *P/0V_ H_THERM 0 NPO +.0V R */F_ Layout Note: Place R close to PU. H_RESET# Layout Note: Place voltage divider within 0." of GTLREF pin +.0V R K/F_ R.K/F_ H_#[0..] H_STN#0 H_STP#0 H_INV#0 H_#[0..] H_STN# H_STP# H_INV# R R PU_SEL0 PU_SEL PU_SEL H_#[0..] H_#[0..] H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_#,,,,,,0,,0,0, U F0 G [0]# E []# J []# H0 []# H []# G []# E []# L []# K []# N []# T0 [0]# M0 []# G []# M []# L []# K0 []# J STN[0]# P0 STP[0]# INV[0]# P V0 []# V []# []# R []# W [0]# N []# U []# []# 0 []# 0 []# []# []# Y0 []# Y []# T [0]# U []# W STN[]# R STP[]# INV[]# V_PU_GTLREF W *K/F_ PU_TEST E GTLREF *K/F_ PU_TEST 0 TEST PU_TEST TEST *0.U/0V_ PU_TEST E TEST PU_TEST Y0 TEST PU_TEST TEST TEST SEL[0] SEL[] SEL[] SL00,QJN T GROUP 0 T GROUP +.0V []# []# []# []# []# []# []# []# [0]# []# []# []# []# []# []# []# STN[]# STP[]# INV[]# T GROUP []# []# [0]# []# []# []# []# []# []# []# []# []# [0]# []# []# []# STN[]# STP[]# INV[]# T GROUP OMP[0] MIS OMP[] OMP[] OMP[] PRSTP# PSLP# PWR# PWRGOO SLP# PSI# P H_# R H_# H0 H_# F0 H_# J H_# G H_# F H_# H H_# M H_#0 N H_# M0 H_# K0 H_# G H_# P0 H_# N H_# L H_# K L J V H_# T H_# V0 H_#0 U H_# W H_# R H_# H_# H_# Y H_# T0 H_# H_# H_# H_#0 0 H_# H_# U H_# Y0 Y E E F G E 0 0 OMP0 OMP OMP OMP PM_PSI# R R R0 R H_#[0..] H_#[0..] H_PRSTP#, H_PSLP# H_PWR# H_PWRG H_PUSLP# T *P For two phase VORE only H_#[0..] 0 H_STN# H_STP# H_INV# H_#[0..] H_STN# H_STP# H_INV#./F_./F_./F_./F_ SL00,QJN +.0V () ITP_TI ITP_TMS ITP_TK ITP_TO ITP_TRST# H_RESET# ITP_TK R LK_PU_ITP# LK_PU_ITP Layout Note: Place couple 0.uF ecoupling caps with in 0." ITP connector. *P T0 *P T *P T *P T *P T /F_ ITP_TMS ITP_TI ITP_PM# R ITP_TK R0 ITP_TRST# R Populate ITP00Flex for bringup R R *0_ R R0 ON TI TMS TK TO TRST# *./F RESET# FO LKN LKP 0 GN0 GN GN 0 GN GN GN +.0V /F_ /F_ /F_ /F_ /F_ VTT0 VTT VTP R# # PM0# PM# PM# PM# PM# PM# N0 N GN_0 0 GN_ *ONN_ITP00Flex +.0V SYS_RST# ITP_PM#0 ITP_PM# ITP_PM# ITP_PM# ITP_PM# ITP_PM# *0.U/0V_ *0.U/0V_ Signal TI TMS TRST# TK TO ITP_EN SL00: JSLUT0 SL00: JSLUT0 SL00: JSLGEQUT0 SL00: JSLGEQUT00 SL00: J0QJNGUT00 SL00: J0QJNUT00 SU00: J0QJPQVT0 SU00: J0QJPQVT00 ITP disable guidelines Resistor Value 0 ohm +/- % onnect To Resistor Placement ohm +/- % VTT Within.0" of the ITP 0 ohm +/- % VTT Within.0" of the ITP ohm +/- % Open GN Within.0" of the ITP GN Within.0" of the ITP R epop VTT Within.0" of the ITP +VRUN lose to K0M Pin PU(P)PENRYN.G SL(FG)TOP/S PU(P)PENRYN.G SL(FG) PU(P)PENRYN.G SLGEQ(G)TOP/S PU(P)PENRYN.G SLGEQ(G) PU(P)SL00.G QJNG(FG)TOP /S PU(P)SL00.G QJN(FG)TOP /S PU(P)SU00.G QJPQ(G)TOP /S PU(P)SU00.G QJPQ(G) *P T PU_TEST *P T0 PU_TEST *P T PU_TEST For the purpose of testability, route these signals through a ground referenced Z0 = ohm trace that ends in a via that is near a GN via and is accessible through an oscilloscope connection. PROJET : FP Quanta omputer Inc. Size ocument Number Rev N ustom Penryn (HOST US) / ate: Monday, May, 00 Sheet of
5 +V_ORE 0U/.V_ 0U/.V_ 0 0U/.V_ 0U/.V_ +V_ORE 0 U/.V_ U/.V_ U/.V_ U/.V_ 0 0U/.V_ 0U/.V_ 0U/.V_ 0U/.V_ U/.V_ 0 U/.V_ U/.V_ U/.V_ +V_ORE 0U/.V_ 0U/.V_ 0U/.V_ 0 0U/.V_ 0U/.V_ 0U/.V_ 0U/.V_ 0U/.V_ 0U/.V_ 0U/.V_ 0U/.V_ 0 0U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ + *0U/.V/ESR +V 0U/.V_ 0U/.V_ 0U/.V_ 0U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ R.K/F_ R0.K/F_ SI- Q MEN00E +V_ORE U F G V[00] V[0] H V[00] V[0] J V[00] V[00] K V[00] V[0] L V[00] V[0] M V[00] V[0] N V[00] V[0] P V[00] V[0] R V[00] V[0] T V[00] V[0] U V[0] V[0] V V[0] V[0] W V[0] V[00] Y V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] V[0] E V[0] V[0] F V[00] V[0] G V[0] V[0] H V[0] V[0] J V[0] V[00] K V[0] V[0] L V[0] V[0] M V[0] V[0] N V[0] V[0] P V[0] V[0] R V[0] V[0] T V[00] V[0] T V[0] V[0] U V[0] V[0] V V[0] V[00] Y V[0] V[0] VP_00 V[0] VP_00 V[0] VP_00 0 V[0] VP_00 V[0] VP_00 V[00] VP_00 0 V[0] VP_00 F0 V[0] VP_00 F V[0] VP_00 H0 V[0] VP_00 H V[0] VP_0 V[0] VP_0 F V[0] VP_0 H V[0] VP_0 K0 V[0] VP_0 K V[00] VP_0 M0 V[0] M V[0] V[0] K V[0] V[0] M V[0] P0 V[0] VI[0] P V[0] VI[] T0 V[0] VI[] T V[0] VI[] V0 V[0] VI[] V V[00] VI[] P V[0] VI[] T V[0] V V[0] Y0 V[0] VSENSE Y V[0] 0 V[0] V[0] SENSE SL00,QJN 0 Y F0 F H0 H F H K0 K M0 M P0 P K M P T0 T V0 V Y0 Y T V Y 0 0 J E G J K L N P R U V W E 0 Y +V_ORE VSENSE SENSE +.0V 0U/.V_ +V_PRO VI0 VI VI VI VI VI VI +V_ORE R0 00/F_ R 00/F_ MLK Q MEN00E MT SI- +V R *0_/S mils +V_LMV R 0K/F_ 0.U/0V_ U0 MLK_THM SLK V MT_THM S XP H_THERM LERT# XN 00P/0V_ PM_THRM_R# OVERT# GN H_THERM G0PU RESS: H SYS_SHN-# *0_/S R PM_THRM# PV- +.V U/0V_ 0U/.V_ V_SENSE _SENSE MLK_THM MLK_THM MT_THM MT_THM R *0_ SYS_SHN# *R0V-0 R *0_/S 0_RST# Q MMT0--F EPWROK,, R0V-0 R 0K/F_ +V PROJET : FP Quanta omputer Inc. Size ocument Number Rev N ustom Penryn & TH Monitor / ate: Monday, May, 00 Sheet of
6 0 +.0V +V_ORE +.0V +.0V Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : FP N Penryn / ustom Monday, May, 00 Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : FP N Penryn / ustom Monday, May, 00 Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : FP N Penryn / ustom Monday, May, 00 U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ UE SL00,QJN UE SL00,QJN _ G _ G _ G _ J _ J _ J _0 L _ L _ L _ N _ N _ N _ R _ R _ R _ U _0 U _ U _ W _ W _ W 0 _ E _ E _ E _ G _ G _ G _ J _ J _ J _00 L _0 L _0 L _0 N _0 N _0 N _0 R _0 R _0 R _0 U _0 U _ U _ W _ W _ W 0 _ E _ E _ G _ G _ J _ J _ L _0 L _ N _ N _ R _ R _ U _ U _ W _ W 0 _ E _ E _ G _ G _ J _ J _ L _0 L _ N _ N _ R _ R _ U _ U _ W _ W 0 _ E _ G _ H0 _ M _ J _0 L _ N _ M0 _ T _ R _ U _ W _ T0 _ Y _0 Y0 _ 0 _ H _ E _ G _ J _ H0 _ M _0 L _ N _ R _ M0 _ T _ V _ W _ W _ Y _ U _00 W _0 T0 _0 _0 _0 _0 _0 _0 _0 _0 _0 E _ F _ G _ H _ K _ K _ M _ M _ P _ P _0 T _ T _ V _ V _ U _ Y _ Y 0 _ F _ F _ H _ H _ K _ K _ M _ M _ P _0 P _ T _ T _ U _ V _ U _ W _ Y _0 E _ G _ J _ L _ N _ R _0 U _ W _ E _ G _ J _ L _ N _ R _0 U _ W E _ G _ W _0 0 U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ U SL00,QJN U SL00,QJN [0] M [] W [00] F [00] [00] [00] F [00] H [00] K [00] M [00] P [00] T [0] V [0] Y [0] [0] [0] F [0] H [0] K [0] M [0] P [00] Y [0] V [0] T [0] V [0] Y [0] [0] [0] [0] E [0] G [00] H [0] J [0] L [0] M [0] N [0] R [0] T [0] U [0] W [0] Y [00] [0] [0] [0] E [0] G [0] H [0] J [0] L [0] M [0] N [00] R [0] R [0] T [0] U [0] U [0] W [0] W [0] [0] [0] 0 [00] [0] [0] H [0] [0] K [0] M [0] M [0] P [0] T [0] V [00] T [0] Y [0] [0] [0] Y [0] [0] F [0] H [0] H [0] K [00] M [0] P [] E [] E [0] [] [] [] [] [] [] [] [] [] W [0] R [0] U [0] V [0] W [0] W [0] Y [0] T [00] V [0] [0] [0] [0] [0] [0] [0] [0] E [0] E [00] G [0] G [0] E [0] G [0] J [0] J [0] L [0] N [0] N [0] J [] L [] N [] R [] R [] U [] U [] R [] U [] W [0] W [] W [] [] [] [] [] [] [] E [] E [0] G [] G [] J [] J [] E [] G [] J [] L [] L [] N [0] N [] L [] N [] R [] R [] R [] U [0] L [00] [] W [0] U [] U [] E U/.V_ U/.V_ 0 U/.V_ 0 U/.V_ U/.V_ U/.V_ U/.V_ U/.V_ UF SL00,QJN UF SL00,QJN V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 F V_0 F V_0 H V_ H V_ K V_ K V_ M V_ M V_ P V_ P V_ T V_ T V_0 V V_ V V_ Y V_ Y V_ V_ V_ V_ V_ F V_ F V_0 H V_ H V_ K V_ K V_ M V_ M V_ P V_ P V_ T V_ T V_0 V V_ V V_ Y V_ Y V_ V_ V_ V_ V_ V_ V_0 0 V_ V_ V_ F V_ F V_ H V_ H V_ 0 V_ F0 V_ H0 V_0 K V_ K V_ M V_ M V_ K0 V_ M0 V_ P V_ P V_ T V_ T V_0 V V_ V V_ P0 V_ T0 V_ V0 V_ Y V_ Y V_ V_ V_ V_0 V_ Y0 V_ 0 V_ 0 V_ F V_ F V_ H V_ H V_ F0 V_ H0 V_0 K V_ K V_ M V_ M V_ P V_ P V_ K0 V_ M0 V_ P0 V_ T V_00 T V_0 V V_0 V V_0 Y V_0 Y V_0 T0 V_0 V0 V_0 Y0 V_0 V_0 V_0 V_ V_ 0 V_ 0 V_ M V_ P V_ T V_ V V_ Y V_ V_0 VP_00 K VP_0 L VP_0 N VP_0 P VP_0 VP_0 VP_0 VP_0 E VP_0 E VP_0 F VP_00 G VP_0 F VP_0 H VP_0 J VP_0 L VP_0 N VP_0 K VP_0 R VP_0 U VP_0 P VP_00 V VP_0 W VP_0 VP_0 VP_0 VP_0 E VP_0 G VP_0 J VP_0 F VP_0 L VP_00 N VP_0 K VP_0 P VP_0 VP_0 VP_0 VP_0 VP_0 VP_0 E VP_0 F VP_00 F VP_0 G VP_0 H VP_0 H VP_0 J VP_0 K VP_0 K VP_0 L VP_0 L VP_0 M VP_00 N VP_0 N VP_0 K0 VP_0 P VP_0 P VP_0 R VP_0 R VP_0 T VP_0 U VP_0 U VP_00 V VP_0 V VP_0 W VP_0 W VP_0 P0 VP_0 V0 VP_0 Y VP_0 VP_0 VP_0 VP_00 VP_0 VP_0 VP_0 VP_0 0 VP_0 E VP_0 E VP_0 F VP_0 F VP_0 G VP_00 G VP_0 H VP_0 J VP_0 J VP_0 F0 VP_0 K VP_0 K VP_0 L VP_0 L VP_0 N VP_0 N VP_ P VP_ R VP_ R VP_ K0 VP_ P0 VP_ U VP_ U VP_ L VP_ L VP_0 N VP_ N VP_ R VP_ R VP_ U VP_ U VP_ W VP_ W VP_ VP_ VP_0 VP_ VP_ E VP_ E VP_ G VP_ G VP_ J VP_ J VP_ L VP_ L VP_0 N VP_ N VP_ R VP_ R VP_ VP_ VP_0 G VP_0 J VP_0 F
7 0 +.0V R /F_ R 00/F_ R0./F_ H_ROMP H_SWING 0.U/0V_ Layout Note: H_ROMP trace should be 0-mil wide with 0-mil spacing. R K/F_ R K/F_ +.0V H_#[0..] H_RESET# H_PUSLP# H_VREF R *0_/S H_#[0..] H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_SWING H_ROMP SI- *0_/S R 0.U/0V_ U J H H_#_0 L H_#_ J H_#_ H H_#_ G H_#_ K0 H_#_ K H_#_ L H_#_ M0 H_#_ M H_#_ N H_#_0 L H_#_ K H_#_ M H_#_ K H_#_ P H_#_ W H_#_ V H_#_ V H_#_ P0 H_#_ W H_#_0 N H_#_ P H_#_ U H_#_ V H_#_ U H_#_ W H_#_ V0 H_#_ U H_#_ W H_#_ U H_#_0 H_#_ H_#_ Y H_#_ Y0 H_#_ H_#_ H_#_ 0 H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ Y H_#_ 0 H_#_ H_#_ H_#_ H_#_ E H_#_ H_#_ H_#_0 E H_#_ G H_#_ G H_#_ E H_#_ K H_#_ F H_#_ J H_#_ H H_#_ F H_#_ H H_#_0 J H_#_ E H_#_ H_#_ H_SWING H_ROMP J G H_PURST# H_PUSLP# L K H_VREF H_VREF GS SL HOST H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_S# H_ST#_0 H_ST#_ H_NR# H_PRI# H_REQ# H_EFER# H_SY# HPLL_LK HPLL_LK# H_PWR# H_RY# H_HIT# H_HITM# H_LOK# H_TRY# H_INV#_0 H_INV#_ H_INV#_ H_INV#_ H_STN#_0 H_STN#_ H_STN#_ H_STN#_ H_STP#_0 H_STP#_ H_STP#_ H_STP#_ H_REQ#_0 H_REQ#_ H_REQ#_ H_REQ#_ H_REQ#_ H_RS#_0 H_RS#_ H_RS#_ L F G J K F J J G J L L G 0 K F K0 F0 F 0 F0 E H0 J G H F L N G K N F L M Y F J L G G F F G H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_#[..] H_#[..] H_S# H_ST#0 H_ST# H_NR# H_PRI# H_R0# H_EFER# H_SY# LK_MH_LK LK_MH_LK# H_PWR# H_RY# H_HIT# H_HITM# H_LOK# H_TRY# H_INV#0 H_INV# H_INV# H_INV# H_STN#0 H_STN# H_STN# H_STN# H_STP#0 H_STP# H_STP# H_STP# H_REQ#0 H_REQ# H_REQ# H_REQ# H_REQ# H_RS#0 H_RS# H_RS# H_VREF SI- PROJET : FP Quanta omputer Inc. Size ocument Number Rev N ustom antiga hot ate: Thursday, May, 00 Sheet of
8 +V R 0K/F_ PM_EXTTS#0 R 0K/F_ PM_EXTTS# / FGs should use a.k resistor instead of.k. Layout Note: Location of all MH_FG strap resistors needs to be close to minmize stub. +V PM_SYN#, H_PRSTP#, PM_EXTTS#0 PM_EXTTS#, ELY_VR_PWRGOO PLT_RST-R#, PM_THRMTRIP#, PRSLPVR *P T *P T *P T *P T () MH_SEL0 MH_SEL MH_SEL *P T *P T R *.K/F_ *P T *P T *P T R0 *.K/F_ *PT *P T *PT0 *PT *PT *PT R0 *.K/F_ *PT *PT R *.0K/F R *.0K/F FG FG FG FG FG FG FG FG0 FG FG FG FG FG FG FG FG FG FG0 U J L RSV J RSV L RSV N RSV M0 RSV K0 RSV L RSV F RSV RSV 0 RSV RSV RSV N P ME_JTG_TK T ME_JTG_TI N ME_JTG_TO ME_JTG_TMS K G FG_0 G FG_ J FG_ L FG_ L FG_ F FG_ FG_ FG_ J FG_ FG_ FG_0 FG_ FG_ FG_ K FG_ FG_ L FG_ L FG_ K FG_ K FG_ FG_0 J F PM_SYN# J PM_PRSTP# L PM_EXT_TS#_0 Y PM_EXT_TS#_ R 00/F_ PWROK R *0_/SK RSTIN# R0 *0_/SK THERMTRIP# PRSLPVR SI- J W RSV0 0 E RSV F0 RSV F RSV RSV N_ N_ N_ N_ N_ G N_ E N_ H N_ K N_ K N_0 L N_ L N_ L N_ L N_ L N_ L N_ K N_ K N_ H N_ E N_0 G N_ N_ GS SL H MIS ME GRPHIS VI MI LK R LK/ ONTROL/OMPENSTION RSV FG PM N S_K_0 S_K_ S_K_0 S_K_ S_K#_0 S_K#_ S_K#_0 S_K#_ S_KE_0 S_KE_ S_KE_0 S_KE_ S_S#_0 S_S#_ S_S#_0 S_S#_ S_OT_0 S_OT_ S_OT_0 S_OT_ SM_ROMP SM_ROMP# SM_ROMP_VOH SM_ROMP_VOL SM_VREF SM_PWROK SM_REXT SM_RMRST# PLL_REF_LK PLL_REF_LK# PLL_REF_SSLK PLL_REF_SSLK# PEG_LK PEG_LK# MI_RXN_0 MI_RXN_ MI_RXN_ MI_RXN_ MI_RXP_0 MI_RXP_ MI_RXP_ MI_RXP_ MI_TXN_0 MI_TXN_ MI_TXN_ MI_TXN_ MI_TXP_0 MI_TXP_ MI_TXP_ MI_TXP_ GFX_VI_0 GFX_VI_ GFX_VI_ GFX_VI_ GFX_VI_ GFX_VR_EN L_LK L_T L_PWROK L_RST# L_VREF P_TRLLK P_TRLT SVO_TRLLK SVO_TRLT LKREQ# IH_SYN# TSTN# H_LK H_RST# H_SI H_SO H_SYN E E K K E M_LK_R M_LK_R# MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN F0 MI_RXP0 H0 MI_RXP J MI_RXP G MI_RXP MH_LVREF 0 Z_SIN_R R_KE0,, T *P R_KE R_KE R_S0#,, T *P R_S# R_S# onnect UM H M_LK_R0,, M_LK_R M_LK_R M_LK_R#0,, M_LK_R# M_LK_R# J M_OT0,, J T *P M_OT E M_OT R L SMROMPP 0./F_ K SMROMPN R K SM_ROMP_VOH 0./F_ L SM_ROMP_VOL V_R_MH_REF_R Y SM_PWROK H0 R /F_ R_RST# 0 0 R P0 G L H L G K0 H L G J J G G G F F G G K K W0 L L F F K 0 REFLK REFLK# REFSSLK REFSSLK# LK_PIE_GPLL LK_PIE_GPLL# T T T0 L_LK0 L_T0 EPWROK,, L_RST#0 MI_TXN[:0] MI_TXP[:0] MI_RXN[:0] MI_RXP[:0] *P *P T *P SVO_LK SVO_T LK_MH_OE# MH_IH_SYN# R./F_ *P R0 _ +.0V MH_LVREF,,0,,,,,,,0,,,,,,,, +V,0,,,,, +.V_MEM,,,,,,0,,0,0, +.0V INT_PST_PWM INT_LVS_LON R L_LK L_T INT_ISP_ON +.V_MEM LK T HSYN_OM RT_ RT_G RT_R VSYN_OM 0.U/0V_ 0 +V TXLOUT0- TXLOUT- TXLOUT- TXLLKOUT- TXLLKOUT+ TXLOUT0+ TXLOUT+ TXLOUT+ R R +.0V Z_ITLK_MH Z_RST#_MH Z_SIN Z_SOUT_MH Z_SYN_MH M_LK_R# R0 K/F_ R /F_ R 00K/F_ R R R R TP 00K/F_ 0K/F_ L_TRL_LK 0K/F_ L_TRL_T TP TP INT_LVS_LON INT_ISP_ON /F_ /F_ /F_ R /F_ M_LK_R R R R.K/F_ LVS_IG LVS_VG 0/F_ 0/F_ 0/F_ L_TN L_TP SM_PWROK R 0K/F_ R *0K/F_ V_R_MH_REF_R 0.U/0V_ 0P/0V_ +.V_MEM R *0K/F_ SM_PWROK_U R 0_ U L_KLT_TRL K L_KLT_EN L_TRL_LK L J L_TRL_T L L LK L T F0 L_V_EN H LVS_IG P LVS_VG K LVS_VREFH LVS_VREFL LVS_LK# LVS_LK LVS_LK# LVS_LK G F LVS_T#_0 G LVS_T#_ LVS_T#_ LVS_T#_ F G LVS_T_0 F0 LVS_T_ LVS_T_ LVS_T_ 0 LVS_T#_0 F LVS_T#_ LVS_T#_ LVS_T#_ 0 LVS_T_0 G LVS_T_ LVS_T_ LVS_T_ J E TV_ G TV_ TV_ F J G F0 E TV_RTN TV_ONSEL_0 TV_ONSEL_ RT_LUE RT_GREEN RT_RE RT_IRTN RT LK R _ INT_RT_HSYN_R J RT T R.0K/F_ RTIREF RT_HSYN R _ INT_RT_VSYN_R G RT_TVO_IREF RT_VSYN R.K/F_ GS SL +V_R_MH_REF 0 0.U/0V_ +VSUS LVS +V_R_MH_REF, PI-EXPRESS GRPHIS TV VG R 0K/F_ SUS#, U MVHG0FTG R_POK R *.K/F_ L_LK L_T TXLOUT0- TXLOUT0+ TXLOUT- TXLOUT+ TXLOUT- TXLOUT+ TXLLKOUT- TXLLKOUT+ +V Level: 0.V HMI_HP# SM_ROMP_VOH 0.0U/0V_.U/.V_ SM_ROMP_VOL 0.0U/0V_ +.0V R./F_ U PEG_OMP PEG_OMPI PEG_OMPO T PEG_RX#_0 G PEG_RX#_ K PEG_RX#_ H0 PEG_RX#_ M PEG_RX#_ N PEG_RX#_ P PEG_RX#_ V PEG_RX#_ Y0 PEG_RX#_ V PEG_RX#_ W PEG_RX#_0 PEG_RX#_ PEG_RX#_ PEG_RX#_ E PEG_RX#_ F PEG_RX#_ E PEG_RX_0 F PEG_RX_ J PEG_RX_ J PEG_RX_ M PEG_RX_ M0 PEG_RX_ P PEG_RX_ U PEG_RX_ PEG_RX_ V PEG_RX_ V0 PEG_RX_0 PEG_RX_ PEG_RX_ PEG_RX_ 0 PEG_RX_ F PEG_RX_ R *0K/F_ Q *N00 L _PEG_TX#0 0.U/0V_ PEG_TX#_0 F _PEG_TX# 0.U/0V_ PEG_TX#_ P _PEG_TX# 0.U/0V_ PEG_TX#_ H _PEG_TX# 0.U/0V_ PEG_TX#_ L PEG_TX#_ T PEG_TX#_ R PEG_TX#_ U PEG_TX#_ T HMI_TXN PEG_TX#_ Y HMI_TXN PEG_TX#_ HMI_TXN0 PEG_TX#_0 W HMI_TXN PEG_TX#_ Y PEG_TX#_ PEG_TX#_ F PEG_TX#_ PEG_TX#_ J _PEG_TX0 0.U/0V_ PEG_TX_0 F _PEG_TX 0.U/0V_ PEG_TX_ N _PEG_TX 0.U/0V_ PEG_TX_ H _PEG_TX 0.U/0V_ PEG_TX_ L PEG_TX_ R PEG_TX_ R PEG_TX_ T0 PEG_TX_ T HMI_TXP PEG_TX_ W HMI_TXP PEG_TX_ HMI_TXP0 PEG_TX_0 W HMI_TXP PEG_TX_ Y PEG_TX_ 0 PEG_TX_ E PEG_TX_ PEG_TX_ HMI_HP_ON HMI_TXN HMI_TXN HMI_TXN0 HMI_TXN HMI_TXP HMI_TXP HMI_TXP0 HMI_TXP 0 HMI_HP_ON HMI_TXN HMI_TXN HMI_TXN0 HMI_TXN HMI_TXP HMI_TXP HMI_TXP0 HMI_TXP +.V_MEM PROJET : FP Quanta omputer Inc. Size ocument Number Rev N ustom antiga (VG/MI) ate: Friday, May, 00 Sheet of R0 *00K/F_.U/.V_ R0 0_ R K/F_ R.0K/F R K/F_
9 0, R [0..] U R 0 P R U S_Q_0 R T S_Q_ R U S_Q_ R R S_Q_ R N S_Q_ R V0 S_Q_ R P0 S_Q_ R W S_Q_ R 0 S_Q_ R 0 W S_Q_ R S_Q_0 R S_Q_ R V S_Q_ R S_Q_ R Y0 S_Q_ R F S_Q_ R S_Q_ R F0 S_Q_ R F S_Q_ R 0 S_Q_ R E S_Q_0 R S_Q_ R E S_Q_ R F S_Q_ R S_Q_ R F S_Q_ R F0 S_Q_ R 0 S_Q_ R E S_Q_ R 0 F S_Q_ R E S_Q_0 R S_Q_ R E S_Q_ R E S_Q_ R F S_Q_ R S_Q_ R S_Q_ R E S_Q_ R F S_Q_ R 0 F0 S_Q_ R S_Q_0 R F S_Q_ R G S_Q_ R S_Q_ R S_Q_ R S_Q_ R F S_Q_ R V S_Q_ R S_Q_ R 0 W S_Q_ R Y S_Q_0 R T0 S_Q_ R W S_Q_ R U S_Q_ R W S_Q_ R R S_Q_ R T S_Q_ R P S_Q_ R L S_Q_ R 0 R S_Q_ R T S_Q_0 R M S_Q_ R U S_Q_ S_Q_ GS SL R SYSTEM MEMORY S_S_0 S_S_ S_S_ S_RS# S_S# S_WE# S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_QS_0 S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS_ S_QS#_0 S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_QS#_ S_M_0 S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_ S_M_0 S_M_ S_M_ S_M_ S_M_ J J H K0 L T0 0 E E V0 R R E 0 N R W N F E H J H F G H H E R S0 R S R S R RS# R S# R WE# R M0 R M R M R M R M R M R M R M R QS0 R QS R QS R QS R QS R QS R QS R QS R QS#0 R QS# R QS# R QS# R QS# R QS# R QS# R QS# R M0 R M R M R M R M R M R M R M R M R M R M0 R M R M R M R M R [0..] UE R 0 P J R S0 R S0,, R S0 R M S_Q_0 S_S_0 K R S R S,, R S R R S_Q_ S_S_ K R S R S,, R S R V S_Q_ S_S_ R M S_Q_ R RS#,, R N S_Q_ E R RS# R S#,, R RS# R T S_Q_ S_RS# H R S# R WE#,, R S# R U S_Q_ S_S# K R WE# R WE# R W S_Q_ S_WE# R Y S_Q_ R 0 S_Q_ R M[0..], R S_Q_0 R M[0..] R V S_Q_ P R M0 R W S_Q_ S_M_0 Y R M R S_Q_ S_M_ J R M R S_Q_ S_M_ J R M R F S_Q_ S_M_ H R M R E S_Q_ S_M_ R M R H S_Q_ S_M_ Y R M R K S_Q_ S_M_ J R M R QS[0..], R 0 E S_Q_ S_M_ R QS[0..] R H S_Q_0 R R QS0 R K S_Q_ S_QS_0 R QS R J S_Q_ S_QS_ H0 R QS R L S_Q_ S_QS_ K R QS R J S_Q_ S_QS_ H R QS R L S_Q_ S_QS_ R QS R H S_Q_ S_QS_ V R QS R QS#[0..], R H S_Q_ S_QS_ M R QS R QS#[0..] R K S_Q_ S_QS_ T R QS#0 R 0 K0 S_Q_ S_QS#_0 R QS# R J S_Q_0 S_QS#_ J R QS# R K0 S_Q_ S_QS#_ H R QS# R H0 S_Q_ S_QS#_ K R QS# R K S_Q_ S_QS#_ R QS# R H S_Q_ S_QS#_ W R QS# R J S_Q_ S_QS#_ N R QS# R M[0..],, R L S_Q_ S_QS#_ R M[0..] R G S_Q_ J R M0 R J S_Q_ S_M_0 J R M R 0 G S_Q_ S_M_ H R M R F S_Q_0 S_M_ R M R S_Q_ S_M_ F R M R S_Q_ S_M_ H R M R E S_Q_ S_M_ F R M R F S_Q_ S_M_ K R M R S_Q_ S_M_ J R M R Y S_Q_ S_M_ H0 R M R S_Q_ S_M_ H R M0 R P S_Q_ S_M_0 K R M R 0 U S_Q_ S_M_ H R M R T S_Q_0 S_M_ J R M R T S_Q_ S_M_ L R M R V S_Q_ S_M_ R U S_Q_ R R S_Q_ R N S_Q_ R P S_Q_ R L S_Q_ R J S_Q_ R 0 K S_Q_ R M S_Q_0 R H S_Q_ R K S_Q_ S_Q_ GS SL R SYSTEM MEMORY R M *P T PROJET : FP Quanta omputer Inc. Size ocument Number Rev N ustom antiga (R interface) ate: Thursday, May, 00 Sheet of
10 Ivcc_sm (R,.V,0MTs) -->0m UG +.V_MEM 0U_ USE HEIGHT =.mm IV_XG-->00m(GS) +.0V +.0V +.0V UF 0 0.U/0V_ +V_SM_ +V_SM_E E W W 0 K0 0.U/0V_ 0.U/0V_ H0 F0 0 0 W0 L J G E +V_SM_ Y K 0.U/0V_ H F L J G E Y W +V_SM_F F +V_SM_L L +V_SM_ +.0V 0.U/0V_ 0.U/0V_ W G E Y W H G E Y W H G E H G E Y W H W J H G E Y W M L J H G E M L J H +.0V Y W M R L *0_ +V_XG_SENSE G +_XG_SENSE E V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_0 V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_ V_SM_0 V_SM_ V_SM_ V_SM_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_0 V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_0 V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_0 V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_0 V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_0 V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_0 V_XG_ V_XG_SENSE _XG_SENSE POWER V SM V GFX V GFX NTF V GFX V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_0 V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_0 V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_0 V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_0 V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_NTF_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_0 V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_ V_XG_0 V_SM_LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF V_SM_LF V SM LF T U T R U T R U U T R U T R U U T R U T R M L H G E W U M L J H G E Y W U T R J H U T R M L J H G E Y W U T U F E U L VSM_LF VSM_LF VSM_LF VSM_LF VSM_LF VSM_LF VSM_LF 0.U/0V_ +.0V +.V_MEM Layout Note: 0 mils from edge. + 0U/.V/ESR 0.U/0V_ 0.U/0V_ + 0 *0U/.V/ESR 0 0.U/V_ 0.U/0V/ + 0 0U/.V/ESR + *0U/.V/ESR 0.U/V_ Layout Note: Inside GMH cavity. Layout Note: 0 mils from edge. U/0V_ 0U/.V_ 0.U/0V/ 0 0U/.V_ 0U/.V_ 0 0U/.V_ U/0V_ 0U/.V_ U/0V_ 0.U/V_ 0.U/V_ 0 0.U/0V_ 0.U/0V_ 0.U/0V_ T R V_ N V_ J V_ H V_ V_ V_ Y V_ W V_ T0 V_ M0 V_0 L0 V_ V_ J0 H0 G0 E Y0 N M J H W M L J H G E Y W M L J H E M L J H M L M L J M L M L J M N V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_ V_0 V_ GS SL V ORE POWER V NTF V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ +.0V T R N M L G E Y W U T R T R N M L J H G E Y W U T R T R U T R U T R R *0_ GS SL render standby feature is not implemented can be left PROJET : FP Quanta omputer Inc. Size ocument Number Rev N ustom antiga (Vcc) Thursday, May, 00 ate: Sheet of
11 +.0V 0UH/0._0% L *0U/.V_0 +.0V 0UH/0._0% L *0U/.V_ V +.0V +.0V +.0V +.0V +.0V LM0 L LM0 L + *00U/.V/ 0U/.V_ + L LM0 +V.0M_MH_PLL L LMPSGPT R /F_ 0 0U/.V_ 0.U/0V_ V_PLL+V_PLL=.m 0.U/0V_ R +V LMGSN +V RT_ 0U/.V_ 0.0U/V_.U/.V_ R /F_ % 0U/.V_ 0.U/.V_ 0.U/.V/ +V.0M_PEGPLL +V 0.U/0V_ R LMGSN 0U/.V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ 0 0.U/0V_ V_MPLL:.m +.V +V G 0.0U/V_ +V.0M_PLL +V.0M_PLL +V.0M_HPLL +V.0M_MPLL +V._TXLVS 000P/0V_ 0.U/0V_ U/0V_ J J L F0 E +V.0M_PEGPLL H E UH V_RT_ L M V G G J G V_PLL V_PLL V_HPLL V_MPLL U U V_LVS V_LVS V _LVS V_PEG_G V_PEG_PLL W U V_SM_ W V_SM_ U V_SM_ U V_SM_ W0 V_SM_ U V_SM_ W V_SM_ U V_SM_ W V_SM_ U V_SM_0 T V_SM_ R V_SM_ U V_SM_ T V_SM_ R V_SM_ W V_SM_ V_SM_ T R V_SM_NTF_ T V_SM_NTF_ R V_SM_NTF_ T V_SM_NTF_ R V_SM_NTF_ T V_SM_NTF_ R V_SM_NTF_ T V_SM_NTF_ R V_SM_NTF_ V_SM_NTF_0 V_HPLL V_PEG_PLL M L V_LVS_ V_LVS_ GS SL RT PLL LVS PEG POWER SM U U V_SM_K_ U V_SM_K_ U V_SM_K_ T V_SM_K_ R V_SM_K_NTF_ T V_SM_K_NTF_ R V_SM_K_NTF_ T V_SM_K_NTF_ R V_SM_K_NTF_ T V_SM_K_NTF_ R V_SM_K_NTF_ V_SM_K_NTF_ LVS TV H TV/RT SM K MI XF HV PEG VTT V_TV_ VTTLF R VTT_ T VTT_ R VTT_ T0 VTT_ R VTT_ T VTT_ R VTT_ T VTT_ R VTT_ T VTT_0 R VTT_ T VTT_ R VTT_ V_H V_Q V_TV K0 N N M V_XF_ N V_XF_ M V_XF_ K V_SM_K_ L V_SM_K_ J V_SM_K_ K V_SM_K_ V_TX_LVS T V_HV_ V_HV_ V_PEG_ Y V_PEG_ V_PEG_ V_PEG_ M V_MI_ N V_MI_ L V_MI_ K VTTLF Y VTTLF P VTTLF +V TV_ +.V_TV +V_MI +VTTLF_P +VTTLF_P +VTTLF_P.U/.V/ V_Q 0.m +V.0M_XF +V._SM_K +V._TXLVS 0U/.V_ Ivcc_sm_ck(R,0 MTs)-->.m 0.U/0V_ 000P/0V_ 0 0.U/0V_ 0.U/0V/.U/.V_ 0.0U/0V_ 0 H=0. 0U/.V_ 0 +.0V +VP_GMH U/0V_ R /F_ 0.U/0V/ 0.U/0V/ 0 0U/.V_ +V_H 0 0U/.V_ +V.S_HV L UH/00M_0% 0.U/0V/ R *0_/S SI- 0.U/.V_ SI- +.V_MEM +.V_SUS SI- R0 *0_/S.U/.V_ +.0V *0.U/0V_ L H0KF-T 0.U/0V_ R UH/00M_0% L *0_/S +.0V 0 0U/.V_ + *0U/.V_0 R *0_ +.0V +V +.V +.V R0V-0 R 0_ + 0 *0U/.V_ V 0 +.V_SUS R *0_/S SI- +V._LVS U/0V_ +V V_TV_ m +.V V_TV m R 0_ 0.0U/V_ +V TV_ 0.U/0V_ R 0_ 0 0.U/0V_ +.V_TV 0 0.0U/V_ PROJET : FP Quanta omputer Inc. Size ocument Number Rev N ustom antiga (Power) ate: Thursday, May, 00 Sheet 0 of
12 Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : FP N antiga (Vss) ustom Thursday, May, 00 Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : FP N antiga (Vss) ustom Thursday, May, 00 Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : FP N antiga (Vss) ustom Thursday, May, 00 NTF S UJ GS SL NTF S UJ GS SL _ N _00 G _0 E _0 _0 Y _0 E _0 _0 _0 N _0 L _0 G _ E _ N _ Y _ W _ H _0 G _ Y _ N _ G _ E _ M _ E 0 G _ Y _ M _ E N _ H _ L _ G _ Y _0 M _ E N _ G _ E _ Y _ W _ N _0 H _ G _ Y _ L _0 H E _ M _ R N L _NTF_ J _NTF_ H _NTF NTF NTF_ T _NTF_ R _NTF_ T _NTF_ R _NTF_ U _NTF_0 R _NTF_ T _NTF_ R _NTF_ T _NTF_ R _NTF_ T _S_ L _S_ L _S S S S U W _0 _ L _ N _ N _ N0 _ N _ G _ Y _ U _0 H _ Y R _ J _ W _0 U _NTF_ R _NTF_ N _NTF_ J _NTF NTF_0 Y _NTF_ T _NTF_ R _NTF_ N H _ E _ U _ E W _0 R _ L _ G W _ N _ J _ N _0 N0 _ N _ M _ 0 _ H0 _S M _ E _ V _ P _ M _ K 0 V _ P _ H _ G _ G _ E _ 0 _ Y0 _ P0 _ H0 _0 L _ G _ E Y _ V _ T _ P _00 M _0 K W _ U _ N _0 L _ J _ G _0 H _0 F _0 _0 _0 Y _0 V _0 P _0 M _0 K _ H _ J _ E _ F _ W _ U _ R _0 N _ L _ J _ G _ E L _ 0 _ N UI GS SL UI GS SL N _ U _ N _ J _ E U _ N 0 G _ J _ E U _ N _ J _ G _ K _0 G W _ U _ R _ N _ L _ J _ G _ E _0 W _ U _ R _ N _ L _ J _ G 0 K0 _ M0 _ K0 _ G _ E Y _ V _0 T _ P _ M _ K _ H _ F _ Y _ V _0 T _ P _ M _ K _ H _ L _ G _ E _0 _ Y _ M _ K _ H _ G _ E _ W _0 R _ N _ E _ V _ K _ H _ R _00 _0 _0 _0 H _0 G _0 Y _0 U _0 M _0 L _0 G _0 E R _ M _ E _ 0 _ U0 _ R0 _ N0 _ W0 _0 U0 _ T0 _ R0 _ K0 _ H0 _ L _ G E 0 U _ H _ G _ U _ M _ E W _0 H _ L _ G _ Y _ U _ L _ G _ E Y _0 M _ E _ U _ N _ H _ L _ G _ Y _0 E U _ N _ G Y _ F 0 K _ H _ L _ G _ Y _ R _ W _ E 0 G _ N _ E _ N0 _ N _ M _ W _ H _ J _ Y _ E _ H0 _ J _0 _ M _ Y _ W _ H _ F _ N _0 J _ M _ F N _ M _ H _ J _ Y _ U
13 00 00 Reserve ES by NV request SM_MEM US RESS SO-IMM SO-IMM MEM delay circuit deleted by G-0-00-V US_ GT_SM GLK_SM GLK_SM GT_SM IMM0_S0 IMM0_S R M0 R M R M R M R M R M R M R M R M R M R M R M0 R M R M R M R S R S R S0 MEM HOT# R M R M R M R M R M R M0 R M R M R QS# R QS# R QS# R QS# R QS# R QS#0 R QS0 R QS# R QS# R QS R QS R QS R QS R QS R QS R QS M_OT M_OT R S# R RS# R WE# R_S# R_S# M_LK_R# M_LK_R M_LK_R# M_LK_R R_KE R_KE R R R R R 0 R R R R R R R R R R R R R R R R R 0 R R R R 0 R R R R R R R R R 0 R R R R R R R R R R R R R R R R 0 R R R R 0 R R R R 0 R R R R R R [0..] R M[0..] R S[0..] R_S_RST#, PM_EXTTS#0, R M[0..] R QS[:0] R QS#[:0] M_OT M_OT GLK_SM, GT_SM, R RS# R S# R WE# R_S# R_S# M_LK_R M_LK_R# M_LK_R M_LK_R# R_KE R_KE +R_VREF_IMM +V +.V_MEM +.V_MEM +.V_MEM +.V_MEM +V +0.V_R_VTT +V +.V_MEM +R_VREF_IMM Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : FP N R SO-IMM(00P) ustom Thursday, May, 00 Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : FP N R SO-IMM(00P) ustom Thursday, May, 00 Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : FP N R SO-IMM(00P) ustom Thursday, May, 00 R 0_ R 0_.U/0V_.U/0V_.U/0V_.U/0V_.U/0V_.U/0V_ P00 R SRM SO-IMM (0P) JIM R-IMM0 P00 R SRM SO-IMM (0P) JIM R-IMM0 V V V V V V V V V V0 00 V 0 V 0 V V V V V V VSP N N NTEST EVENT# RESET# 0 VREF_Q VREF_ VTT 0 VTT 0 GN 0 GN 0.U/0V_.U/0V_ R 0K/F_ R 0K/F_.U/.V_.U/.V_.U/0V_.U/0V_ 00 0U/.V_/S 00 0U/.V_/S.U/0V_.U/0V_.U/0V_.U/0V_ 0.U/0V_ 0.U/0V_ ES *SRV0-.TT ES *SRV0-.TT 0U/.V_/S 0U/.V_/S U/.V_ U/.V_ R 0K/F_ R 0K/F_.U/0V_.U/0V_.U/0V_.U/0V_.U/0V_.U/0V_ P00 R SRM SO-IMM (0P) JIM R-IMM0 P00 R SRM SO-IMM (0P) JIM R-IMM /P 0 /# S0# S# K0 0 K0# 0 K 0 K# 0 KE0 KE S# RS# 0 WE# S0 S 0 SL 0 S 00 OT0 OT 0 M0 M M M M M M 0 M QS0 QS QS QS QS QS QS QS QS#0 0 QS# QS# QS# QS# QS# QS# QS# Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 0 Q Q 0 Q Q Q Q Q Q Q Q0 Q 0 Q Q Q Q Q 0 Q Q 0 Q Q0 Q Q Q Q Q Q Q 0 Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 0 Q Q Q.U/0V_.U/0V_.U/0V_.U/0V_ 0U/.V_/S 0U/.V_/S U/.V_ U/.V_.U/.V_.U/.V_.U/0V_.U/0V_.U/0V_.U/0V_.U/0V_.U/0V_ 0U/.V_/S 0U/.V_/S 0 U/.V_ 0 U/.V_
14 +.V_MEM +.V_MEM,, R WE#,, R RS#,, R S#,, R_S0#,, M_OT0,, M_LK_R#0,, M_LK_R0,, R_KE0,, R M[0..],, R S[0..], R M[0..], R QS[0..], R QS#[0..] R WE# R RS# R S# R_S0# M_OT0 M_LK_R#0 M_LK_R0 R_KE0 R [0..], R M0 R M R M R M R M R M R M R M R M R M R M0 R M R M R M R S0 R S R S R_KE0 M_OT0 R WE# R RS# R S# K L L K L L M M N M H M K N J K J G G H F G 0 0/P /# 0 KE OT WE RS S VQ VQ E VQ VQ E V K V M V V G V V G V V K V M N F N H N OT MEM0 N J N N N F N H E E E G F E J N R R R R R R R R 0 R QS0 R QS#0 R M0 M_LK_R#0 M_LK_R0 VREFQ VREF R_S_RST# R M0 R M R M R M R M R M R M R M R M R M R M0 R M R M R M R S0 R S R S R_KE0 M_OT0 R WE# R RS# R S# K L L K L L M M N M H M K N J K J G G H F G 0 0/P /# 0 KE OT WE RS S VQ VQ E VQ VQ E V K V M V V G V V G V V K V M N F N H N N J OT MEM N N N F N H Q0 Q Q Q NF,Q NF,Q NF,Q NF,Q QS QS# M,M/TQS NF,NF/TQS# LK- LK+ VREFQ VREF RESET# Q0 Q Q Q NF,Q NF,Q NF,Q NF,Q QS QS# M,M/TQS NF,NF/TQS# LK- LK+ VREFQ VREF RESET# E E E G F E J N R R R R R 0 R R R R QS R QS# R M M_LK_R#0 M_LK_R0 VREFQ VREF R_S_RST# R_S0# H S Q Q Q Q Q ZQ H R_ZQ R 0/F_ 0.U/0V_ 0.U/0V_ R_S0# H S Q Q Q Q Q ZQ H R_ZQ R 0/F_ 0.U/0V_ 0.U/0V_ J L N F F J L N +.V_MEM J L N F F J L N R_RST# R_RST# R 0_ R_S_RST# U R Gb R_S_RST#, +V_R_MH_REF R *K/F_ +R_VREF_IMM R0 0_ U R Gb VREFQ VREFQ, +V_R_MH_REF +V_R_MH_REF +.V_MEM R 0_ R *K/F_ R 0_ VREF VREF +.V_MEM +.VSUS For TOP_ ecoupling Ps U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ +.VSUS For TOP_ ecoupling Ps 0 0U/.V_/S 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ +.VSUS For OT_ ecoupling Ps R M0 R M R M R M R M R M R M R M R M R M R M0 R M R M R M R S0 R S R S R_KE0 M_OT0 R WE# R RS# R S# K L L K L L M M N M H M K N J K J G G H F G 0 0/P /# 0 KE OT WE RS S VQ VQ E VQ VQ E V K V M V V G V V G V V K V M N F N H N Top MEM N J N N N F N H Q0 Q Q Q NF,Q NF,Q NF,Q NF,Q QS QS# M,M/TQS NF,NF/TQS# VREFQ VREF E E E G F E J R R R 0 R R R R R R QS R QS# R M M_LK_R#0 M_LK_R0 VREFQ VREF R_S_RST# R M0 R M R M R M R M R M R M R M R M R M R M0 R M R M R M R S0 R S R S R_KE0 M_OT0 R WE# R RS# R S# Top MEM R R R R R R R R 0 R QS R QS# R M M_LK_R#0 M_LK_R0 VREFQ VREF R_S_RST# R_S0# H S R_ZQ R 0/F_ ZQ H R_S0# H H R_ZQ S ZQ 0.U/0V_ 0.U/0V_ R 0/F_ 0.U/0V_ 0.U/0V_ J L N F F J L N Q Q Q Q Q RESET# N K L L K L L M M N M H M K N J K J G G H F G 0 0/P /# 0 KE OT WE RS S VQ VQ E VQ VQ E V K V M V V G V V G V V K V M N F N H N N J N N N F N H LK- LK+ Q0 Q Q Q NF,Q NF,Q NF,Q NF,Q QS QS# M,M/TQS NF,NF/TQS# LK- LK+ VREFQ VREF RESET# E E E G F E J N J L N F F J L N Q Q Q Q Q U/.V_/S 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ +.V_MEM +.V_MEM U R Gb U R Gb For OT_ ecoupling Ps 0 0U/.V_/S 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ 0 0.U/0V_ 0.U/0V_ 0.U/0V_ for layer change return path in SI PROJET : FP Quanta omputer Inc. Size ocument Number Rev N ustom R RNK0 Thursday, May, 00 ate: Sheet of
15 ,, R WE#,, R RS#,, R S# R WE# R RS# R S# +.V_MEM +.V_MEM,, R_S0# R_S0#,, M_OT0,, M_LK_R0,, M_LK_R#0,, R_KE0,, R M[0..],, R S[0..], R M[0..], R QS[0..], R QS#[0..], R_S_RST# VREFQ VREF M_OT0 M_LK_R0 M_LK_R#0 R_KE0 R [0..], R_S_RST# VREFQ VREF R M0 R M R M R M R M R M R M R M R M R M R M0 R M R M R M R S0 R S R S R_KE0 M_OT0 R WE# R RS# R S# K L L K L L M M N M H M K N J K J G G H F G 0 0/P /# 0 KE OT WE RS S VQ VQ E VQ VQ E V K V M V V G V V G V V K V M N F N H N OT MEM N J N N N F N H R R R R R R R R R QS R QS# R M M_LK_R#0 M_LK_R0 VREFQ VREF R_S_RST# R M0 R M R M R M R M R M R M R M R M R M R M0 R M R M R M R S0 R S R S R_KE0 M_OT0 R WE# R RS# R S# OT MEM R R R R R R 0 R R R QS R QS# R M M_LK_R#0 M_LK_R0 VREFQ VREF R_S_RST# +.V_MEM R_S0# 0.U/0V_ 0.U/0V_ R_S0# For OT_ ecoupling Ps 00 0 U0 Samsung G +.V_MEM +.V_MEM +.V_MEM For OT_ ecoupling Ps R M0 R M R M R M R M R M R M R M R M R M R M0 R M R M R M R S0 R S R S R_KE0 M_OT0 R WE# R RS# R S# TOP MEM R R R R R R R 0 R R QS R QS# R M M_LK_R#0 M_LK_R0 VREFQ VREF R_S_RST# 0 R M0 R M R M R M R M R M R M R M R M R M R M0 R M R M R M R S0 R S R S R_KE0 M_OT0 R WE# R RS# R S# K L L K L L M M N M H M K N J K J G G H F G 0 0/P /# 0 KE OT WE RS S VQ VQ E VQ VQ E V K V M V V G V V G V V K V M N F N H N TOP MEM Q0 Q Q Q NF,Q NF,Q NF,Q NF,Q QS QS# M,M/TQS NF,NF/TQS# LK- LK+ VREFQ VREF RESET# E E E G F E J N R R R 0 R R R R R R QS R QS# R M M_LK_R#0 M_LK_R0 VREFQ VREF R_S_RST# R_S0# 0.U/0V_ 0.U/0V_ R_S0# H S J L N F F J L N Q Q Q Q Q E E E G F E J N 0 K L L K L L M M N M H M K N J K J G G H F G 0 0/P /# 0 KE OT WE RS S VQ VQ E VQ VQ E V K V M V V G V V G V V K V M N F N H N N J N N N F N H Q0 Q Q Q NF,Q NF,Q NF,Q NF,Q QS QS# M,M/TQS NF,NF/TQS# LK- LK+ VREFQ VREF RESET# Q0 Q Q Q NF,Q NF,Q NF,Q NF,Q QS QS# M,M/TQS NF,NF/TQS# LK- LK+ VREFQ VREF RESET# E E E G F E J N H S Q Q Q Q Q ZQ H R_ZQ R 0/F_ H S Q Q Q Q Q ZQ H R_ZQ 0.U/0V_ R0 0/F_ 0.U/0V_ J L N F F J L N J L N F F J L N U Samsung G 0U/.V_/S 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ 0 0U/.V_/S 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ +.V_MEM For TOP_ ecoupling Ps 0U/.V_/S 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ +.V_MEM For TOP_ ecoupling Ps 0 0 K L L K L L M M N M H M K N J K J G G H F G 0 0/P /# 0 KE OT WE RS S VQ VQ E VQ VQ E V K V M V V G V V G V V K V M N F N H N N J Q0 Q Q Q NF,Q NF,Q NF,Q NF,Q QS QS# M,M/TQS NF,NF/TQS# LK- LK+ VREFQ VREF RESET# E E E G F E J N N J N N N F N H 0 H S R_ZQ R 0/F_ ZQ H R_ZQ R 0/F_ 0.U/0V_ 0.U/0V_ J L N F F J L N Q Q Q Q Q N N N F N H 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ ZQ H U Samsung G U Samsung G PROJET : FP Quanta omputer Inc. Size ocument Number Rev N ustom R RNK Thursday, May, 00 ate: Sheet of
16 ,, R M[0..],, R S[0..] +0.V_R_VTT +0.V_R_VTT R M R M R M R M X RN lose to R-Pack termination as possible 0 0,, R RS#,, R S#,, R_KE0 R RS# R S# R_KE0 X RN 0U/.V_/S 0.U/0V_ 0U/.V_/S 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_,, M_OT0,, R WE#,, R_S0# M_OT0 R WE# R M0 R_S0# X RN change footprint to 00 R S R S0 R M R M0 X RN R M R M R S R M R M R M R M R M X RN X RN U E0 V E W# E SL S *T0N-SH-T R *0_ +V *0.u/0V_ GLK_SM, GT_SM, +V,, M_LK_R0 M_LK_R0 Place at end Unstuff U R 00/F_ 0 0.0U/0V_ 0.P/V_ R 0./F_ R 0./F_ 0.U/0V_ MLK_THM MT_THM, PM_EXTTS#0 PM_EXTTS# R *0_ SLK S LERT# OVERT# G-P V XP XN GN +V+_R_LM R_THERM 00P/0V_ R_THERM Q MMT0--F,, M_LK_R#0 M_LK_R#0 PROJET : FP Quanta omputer Inc. Size ocument Number Rev N R Ter RES ate: Thursday, May, 00 Sheet of
17 Request by HP RF(Px) acklight ontrol(ls) P/0V_ +V_LV P/0V_ +V_LV LE Panel(LS) R 00K/F_ P/0V_ R00V-0 PN_LON ISPON R K/F_ +VPU INT_LVS_LON R0 K/F_ R00V-0 LI_E#, R 00K/F_ HWPG,,0, *R0V-0 L_K Q TEU *0P/0V_ IGITL_T_L IGITL_LK_L 0P/0V_.U/.V_ +.V_M.0U/V_ 000P/0V_ +VIN +V L.0U/V_ USP- USP+ USP- USP+ L_LK L_T TXLOUT0- TXLOUT0+ TXLOUT- TXLOUT+ TXLOUT- TXLOUT+ TXLLKOUT- TXLLKOUT+ *WM0-0 PY00T-0Y-N +VIN_LIGHT L IGITL_T_L IGITL_LK_L VJ ISPON +VIN_LIGHT N L ONN L POWER SWITH SI- 0 : el R, dd R 0.0U/0V_ lose to L onnector.u/v_ +VIN R 0K/F_ +V mil INT_PST_PWM PWM_VJ R 0_ R *K/F_ P/0V_ VJ IGITL_ IGITL_LK R 0_ R 0_ IGITL_T_L IGITL_LK_L INT_ISP_ON Q PTTT R 00K/F_ +VPU LONG R 00K/F_ Q N00E LON# 0.0U/0V_ Q O0 LV mil +V_LV L 0_ mil R.U/0V_.0U/V_ 0U/.V_S _ LISHG LV :. (Rush current), 0. (max), 0.(Typ) Q N00E U/.V_ +V MER POWER U VIN SHN GN TH-.KER VOUT SET REG_VSET R *0_ R R +V R0 *K/F_ R *00K/F_ +.V_M.U/.V_ Vout=.(+R/R) PROJET : FP Quanta omputer Inc. Size ocument Number Rev N ustom LE Panel / amera Monday, May, 00 ate: Sheet of
18 +VPU +VRT SI build R00V-0 U/.V_ P/0V_,,,,,,,0,,,, +VPU 0 +VRT,,,0,,,,,,0,,,,,,,, +V,0,,0,, +.V,,,,,,,0,0,0, +.0V,,0,, +VS 0MIL +VRT_ R K/F_ +VRT_T N0 RT ONN update footprint (00) 0 R00V-0 SI build ST_LE# HP Request T_OMO_EN# R *K/F_ R0 R0 T *T_ONN U/.V_ +V 0K/F_ M/F_ R 0.U/0V_ ST H 0K/F_ G *SHORT_ P R0 0K/F_ U/.V_ IH_ST_LE# U MVHG0FTG ST_RXN0 ST_RXP0 ST_TXN0 ST_TXP0 +.V P/0V_ R Z_SIN0 Z_SIN TP TP TP TP TP TP TP TP TP Y.KHZ G *SHORT_ P./F_ TP0 0.0U/0V_ 0.0U/0V_ 0.0U/0V_ 0.0U/0V_ R 0M_ RT_RST# SRT_RST SM_INTRUER# LN_RX0 LN_RX LN_RX LN_TX0 LN_TX LN_TX GLN_OMP Z_LK Z_SYN Z_RST# RT_X RT_X IH_INTVRMEN LN00_SLP GLN_LK LN_RSTSYN GPIO Z_SOUT T_OMO_EN# IH_ST_LE# ST_RXN0_ ST_RXP0_ ST_TXN0_ ST_TXP0_ U F G RTX RTX G RTRST# SRTRST# INTRUER# E INTVRMEN LN00_SLP G GLN_LK LN_RSTSYN LN_RX0 LN_RX LN_RX LN_TX0 LN_TX LN_TX E H_IT_LK H_SYN H_RST# E H_SIN0 H_SIN H_SIN H_SIN GPIO H H GLN_OMPI GLN_OMPO H_SOUT RT LP LN / GLN PU IH H_OK_EN#/GPIO H_OK_RST#/GPIO STLE# E ST0RXN ST0RXP ST0TXN ST0TXP STRXN STRXP STTXN STTXP M0IUX SLN ST FWH0/L0 FWH/L FWH/L FWH/L FWH/LFRME# LRQ0# LRQ#/GPIO 0GTE 0M# PRSTP# PSLP# FERR# PUPWRG IGNNE# INIT# INTR RIN# NMI SMI# STPLK# THRMTRIP# TP STRXN STRXP STTXN STTXP STRXN STRXP STTXN STTXP ST_LKN ST_LKP STRIS# STRIS H J K L J H J N E E E E L IH_RQ#0 IH_RQ# GTE0 RIN# IH_TP 0 ST_RIS_PN E0 LP_L0, LP_L, LP_L, LP_L, LP_LFRME#, TP TP H_THERMTRIP_R R E 0 0 TP GTE0 H_0M# H_PWRG H_IGNNE# H_INIT# H_INTR RIN# H_NMI H_SMI# H_STPLK#./F_ R *./F_ LK_PIE_ST# LK_PIE_ST R./F_ +.0V R *./F_ +.0V Z_RST# For H udio Z_SOUT R _ Z_SYN R R./F_ H_PRSTP#, H_PSLP#./F_ +.0V PM_THRMTRIP#, R _ R _ GTE0 RIN# R./F_ H_FERR# R.K/F_ +V R 0K/F_ +V Z_RST#_UIO Z_SOUT_UIO Z_SYN_UIO Z_LK R _ IT_LK_UIO S Strap IH-M Internal VR Enable strap (Internal VR for Vccsus_0,VccSus_ and VccL_) IH-M LN00_SLP Strap (Internal VR for VccLN_0 and VccL.0) Low = Internal VR disable Low = Internal VR disable INTVRMEN High = Internal VR LN00_SLP High = Internal VR enable(efault) enable(efault) +VRT R K/F_ +VRT R K/F_ XOR hain Entrance Strap IH_TP 0 0 H_SOUT 0 0 escription RSV Enter XOR hain Normal opration(efault) Set PIE port config bit +V R *K/F_ IH oot IOS select STRP PI_GNT0# SPI_S# SPI 0 PI 0 LP (default) *K/F_ R GNT0# *K/F_ R IH_SPI_S#_R swap override strap Low = swap override enabled PI_GNT# Hi = efault No Reboot Strap Z_SPKR R *K/F_ +V Low: efault Hi: No reboot TPM physical presence IH_GPIO Low: efault Z_SPKR, Z_RST# Z_SOUT Z_SYN Z_LK *0P/0V_ *0P/0V_ *0P/0V_ onnect UM H R _ R0 _ R _ R _ Z_RST#_MH Z_SOUT_MH Z_SYN_MH Z_ITLK_MH IH_INTVRMEN R *0_ LN00_SLP R *0_ R Z_SOUT IH_TP *K/F_ R GNT# +VS R *0K/F_ *0P/0V_ *0P/0V_ *0P/0V_ *K/F_ R 00K/F_ IH_GPIO PROJET : FP Quanta omputer Inc. Size ocument Number Rev N ustom IH (ST/PU) ate: Thursday, May, 00 Sheet of
19 +V +V +V +VS PERR# IRY# TRY# INT# EVSEL# REQ# REQ# LOK# INTH# INTE# INTF# REQ0# US_O# US_O# US_O# US_O#0 SI- US_O#0 US_O# US_O# US_O# PI_PME# Place TX blocking caps close IH. U T WLN PIE_RXN0 MI_RXN0 T PERN MI0RXN V PIE_RXP0 MI_RXP0 0 0.U/0V_ 0 PIE_TXN0_ R PERP MI0RXP V PIE_TXN0 MI_TXN0 0 0.U/0V_ 0 PIE_TXP0_ R PETN MI0TXN U PIE_TXP0 PETP MI0TXP U MI_TXP0 P PIE_RXN_LN MI_RXN P PERN MIRXN W PIE_RXP_LN MI_RXP 0.U/0V_ 0 PIE_TXN_ P PERP MIRXP W PIE_TXN_LN MI_TXN 0.U/0V_ 0 PIE_TXP_ P PETN MITXN V PIE_TXP_LN PETP MITXP V MI_TXP RP 0 0PR-.K RP 0 0PR-.K RP 0 0PR-.K RP 0 0PR-.K R0 R0 R00 R R PIE_RXN PIE_RXP PIE_TXN PIE_TXP.K/F_.K/F_.K/F_.K/F_ 0K/F_ INT# SERR# INTG# INT# FRME# STOP# INT# REQ# US_O# US_O# US_O# US_O# +VS +VS 0.U/0V_ 0 0.U/0V_ 0 IH_SPI_S#_R +V +V +V +VS T T T T *P *P *P *P R delete PIE_TXN_ PIE_TXP_ R./F INT# INT# INT# INT# N N PERN M PERP M PETN PETP M M PERN L PERP L PETN PETP M0IUX SLN PI-Express SPI irect Media Interface MIRXN Y MIRXP Y MITXN Y MITXP Y MIRXN MIRXP MITXN MITXP K K PERN MI_LKN T K PERP MI_LKP T K PETN PETP MI_ZOMP H MI_IROMP H PERN/GLN_RXN J PERP/GLN_RXP USP0N E J PETN/GLN_TXN USP0P PETP/GLN_TXP USPN USPP E USPN E SPI_LK IH_SPI_S#_R USPP F SPI_S0# SPI_S#/GPIO/LGPIO USPN USPP F USPN G SPI_MOSI SPI_MISO USPP US_O#0 P USPN US_O# N O0#/GPIO USPP US_O# N O#/GPIO0 USPN US Y US_O# P O#/GPIO USPP Y US_O# P O#/GPIO USPN W US_O# P O#/GPIO USPP W US_O# M O#/GPIO USPN V US_O# M O#/GPIO0 USPP V US_O# P O#/GPIO USPN Y US_O# R O#/GPIO USPP Y US_O#0 O#/GPIO USP0N U R US_O# USP0P U R O0#/GPIO O#/GPIO USPN V USRIS_PN E USPP V USRIS USRIS# U 0 0 E0 E 0 0 F E E E J H 0 PI Interrupt I/F F F PIRQ# F PIRQ# PIRQ# PIRQ# M0IUX SLN G REQ0# E GNT0# REQ#/GPIO0 E GNT#/GPIO REQ#/GPIO 0 GNT#/GPIO REQ#/GPIO GNT#/GPIO 0 /E0# /E# E /E# /E# IRY# PR T PIRST# EVSEL# PERR# PLOK# H SERR# STOP# TRY# FRME# PLTRST# PILK T PME# G PIRQE#/GPIO G PIRQF#/GPIO F PIRQG#/GPIO H PIRQH#/GPIO REQ0# GNT0# REQ# GNT# REQ# GNT# REQ# GNT# IRY# EVSEL# PERR# LOK# SERR# STOP# TRY# FRME# PI_PME# INTE# INTF# INTG# INTH# MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP LK_PIE_IH# LK_PIE_IH MI_IROMP_R USP0- USP0+ USP- USP+ USP- USP+ USP- USP+ USP- USP+ USP- USP+ USP- USP+ USP- USP+ GNT0# TP TP GNT# SERR# PLT_RST-R# PLK_IH US onnector US onnector US onnector arama US ard reader WLN Min-ard LUETOOTH WWN +.V R./F_ R 00K/F_ U *MVHG0FTG PLT_RST-R# US0 US US US US US US port US US US US US0 US R +VS SI- *0_/S ssignment function US onnector US onnector US onnector US amera module US ard reader Reserve for Mini ard luetooth WWN N N N N *0.U/0V_ R *00K/F_ PLTRST#,, PROJET : FP Quanta omputer Inc. Size ocument Number Rev N ustom IH (US/PIE/MI) ate: Thursday, May, 00 Sheet of
20 PIE_WKE# LK_WWN_OE# XPRESS_INFO?? PLK_SM PT_SM SYS_RST# PM_SYN# PM_STPPI# PM_STPPU# LKRUN#, PIE_WKE# SERIRQ PM_THRM# *00P/0V_ WWN_ET# KSMI# SI# SWI# WWN_PWON# WWN_OFF# L_K IH_GPIO RF_OFF# LK_ST_OE# Q MEN00E IH_GPIO, Z_SPKR MH_IH_SYN# IH_TP R *0_/S IH_GPIO# PV- U SMLK SM_LINK_LERT# SMT SM_LK_ME E LINKLERT#/GPIO0/LGPIO SM_T_ME SMLINK0 SMLINK PM_RI# 0 RI# TP PM_SUS_STT# T SUS_STT#/LPP# SYS_RESET# L PMSYN#/GPIO0 SM_LERT# SMLERT#/GPIO PM_STPPI# PM_STPPU# 0 STP_PI#/GPIO STP_PU#/GPIO M LKRUN#/GPIO L WKE# 0 SERIRQ THRM# VR_PWRGO_LKEN VRMPWRG TP TP E E GPIO GPIO GPIO WWN_PWON# GPIO TP _S_RST# 0 GPIO OR_I E GPIO WWN_PWOFF# K GPIO GPIO OR_I GPIO0 SLOK/GPIO E0 GPIO LK_ST_OE# M GPIO IH_GPIO# STLKREQ#/GPIO MFG_MOE SLO/GPIO TP R_SV_ET_R STOUT0/GPIO TP MI_TERM_SEL 0 STOUT/GPIO TP GPIO GPIO/LGPIO TP TP TP IH_TP IH_TP IH_TP0 K 0 SPKR MH_SYN# TP TP TP TP0 M0IUX SLN SM ST GPIO locks SYS GPIO Power MGT MIS GPIO ontroller Link ST0GP/GPIO STGP/GPIO STGP/GPIO STGP/GPIO LK LK SUSLK SLP_S# SLP_S# SLP_S# S_STTE#/GPIO PWROK PRSLPVR/GPIO TLOW# PWRTN# LN_RST# RSMRST# K_PWRG LPWROK SLP_M# L_LK0 L_LK L_T0 L_T L_VREF0 L_VREF L_RST0# L_RST# MEM_LE/GPIO GPIO0/SUS_PWR_K GPIO/_PRESENT WOL_EN/GPIO E E0 0 K R 0 E M U U T E F E +V OR_I OR_I0 OR_I OR_I SUSLK SLP_S# S_STTE# PM_IH_PWROK IH_SLP_M# L_VREF0_IH L_VREF_IH SUS_PWR_K _PRESENT IH_WOL_EN LK_M_IH LK_M_US TP TP0 TP TP TP TP TP0 TP R SUS# SUS#, PRSLPVR, PM_TLOW# EPWROK L_LK0 L_T0 L_RST#0 T_OFF# 00K/F_ NSWON# RSMRST# K_PWG 0 *0.U/0V_ R *.K/F_ R */F_ +VS 0.0V SWI# R PM_RI# R0 SM_LK_ME R SM_T_ME R NSWON# R PLK_SM R PT_SM R SM_LERT# R PIE_WKE# R PM_TLOW# R SM_LINK_LERT# R SYS_RST# R T_OFF# R +V 0.U/0V_ R.K/F_ R /F_ +VS 0K/F_ 0K/F_ 0K/F_ 0K/F_ 0K/F_.K/F_.K/F_ 0K/F_ 0K/F_.K/F_ 0K/F_ 0K/F_ 0K/F_ +V PR K/F_ VR_PWRGO_LKEN Q S0--F VR_PWRG_K0# R 00K/F_ +V +VSUS 0 R.K/F_ U, ELY_VR_PWRGOO,, EPWROK *MVHG0FTG R *0_/S SI- *0.U/0V_ PM_IH_PWROK R0 0K/F_ R0 0_ 0P/0V_ LK_M_US LK_M_IH +V R *_ *0P/0V_ Sam G R 0K/F_ OR_I0 Sam M R *0K/F_ OR_I R0 L00 R0 L00 R U00 R IH_TP PM_THRM# SERIRQ LKRUN# KSMI# SI# SUS_PWR_K RSMRST# *0K/F_ OR_I *0K/F_ OR_I *0K/F_ OR_I *0K/F_ OR_I R R R R R R R0 R R R0 R R R R *0K/F_.K/F_ 0K/F_.K/F_ 0K/F_ 0K/F_ 0K/F_ 0K/F_ *0K/F_ 0K/F_ 0K/F_ 0K/F_ 0K/F_ 0K/F_ oard I 0 oard I oard I oard I oard I oard I PV Update oard I table oard I table oard I 0 oard I oard I oard I oard I oard I GPIO GPIO GPIO GPIO GPIO GPIO RESERVE Samsung G Samsung M RESERVE L00.G L00.G U00.G PROJET : FP Quanta omputer Inc. Size ocument Number Rev N ustom IH (PM/GPIO) ate: Thursday, May, 00 Sheet of
21 0uH+-0%_00m F_0ohm+-%_00mHz_._0.0 ohm / Follow G 0 VccSusH;m VREF: m VREF_Sus:m Vcc_: 0m VccSus_: m VccH:m VccGLN_: m VccGLN_: 0m VccLN_: m VccGLNPLL: m VccLan_0+ VccL_0+ Vcc_0 -->. Vcc :. VccUSPLL: m Vcc : m VccSTPLL: m VccMI: m VccMIPLL: m V_PU_IO: m VccL_: m SI- SI- SI- SI- PV- PV- PV- PV- PV- PV- +VREF +V.S_IH_VMIPLL TP_VSUS.0_ TP_VSUS.0_ TP_VSUS._ TP_VSUS._ +VL_ +VL_ +.V_PIE_IH +V._US_IH TP_VL.0 TP_VL.0 +V.0S_IH_IO +V.S_MI_IH +.V_PIE_IH +V.0S_IH_MI +V.S_PI_IH +V._IH VLN_0_INT_IH +.V_PLL_IH +.V_ST_IH +V.S_IH_GLNPLL_R_L +V.S_US_IH +V.M_IH +V.S_GLN_IH +VH +VSUSH +V.S_ST_IH +V.S_VPORE_IH +IH_VREF_SUS +V.0S_IH +V +V +V +.V_PIE_IH +V +V +V +V +VS +VS +VRT +.V +.V +.V +.0V +.0V +.0V +.0V +.V +.V +VS +VS Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : FP N IH (POWER/GN) ustom 0 Thursday, May, 00 Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : FP N IH (POWER/GN) ustom 0 Thursday, May, 00 Size ocument Number Rev ate: Sheet of Quanta omputer Inc. PROJET : FP N IH (POWER/GN) ustom 0 Thursday, May, 00 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ SMK00L--F SMK00L--F L 0UH/0._0% L 0UH/0._0% 0.U/0V_ 0.U/0V_ R *0_/S R *0_/S 0.U/0V_ 0.U/0V_ 0U/.V_ 0U/.V_ L LMPGSN L LMPGSN 0 0.0U/V_ 0 0.0U/V_ 0.U/0V_ 0.U/0V_ R 00/F_ R 00/F_ 0 0.U/0V_ 0 0.U/0V_ R *0_/S R *0_/S *0.U/0V_ *0.U/0V_ R *0_/S R *0_/S 0 0.U/0V_ 0 0.U/0V_ T *P T *P 0 0U/.V_ 0 0U/.V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ SMK00L--F SMK00L--F 0 T T/R 0 T T/R 0 0.U/0V_ 0 0.U/0V_ L0 UH/00M_0% L0 UH/00M_0% R *0_/S R *0_/S ORE VGP TX RX US ORE PI GLN POWER VP_ORE VPSUS VPUS UF M0IUX SLN ORE VGP TX RX US ORE PI GLN POWER VP_ORE VPSUS VPUS UF M0IUX SLN VREF G VREF_SUS U V [0] J V [0] K V [0] K V [0] L V [0] L V [0] M V [0] M V [0] N V [0] N V [0] P V [] R V [] T V [] T V [] U V [] U V_[0] V VMIPLL P V [0] U V [0] V V [0] W VSTPLL W V_[0] E V [0] U V [0] V VUSPLL U VLN_0[] G VLN_0[] H V_0[0] L V_0[0] L V_0[0] L V_0[0] L V_0[0] L V_0[0] M V_0[0] M V_0[0] N V_0[0] N V_0[0] P V_0[] P V_0[] R V_0[] R V_0[] R V_0[] R V_0[] R VLN_[] G VLN_[] H VH VSUSH V0 V_PU_IO[] V V_PU_IO[] U V_[0] H V_[0] H VRT G VSUS_[0] G VSUS_[0] G VSUS_[0] H VSUS_[0] J VSUS_[0] J VSUS_[0] K VSUS_[0] K VSUS_[0] L VSUS_[0] L VSUS_[] M VSUS_[] M VSUS_[] N VSUS_[] N VSUS_[] P VSUS_[] P VSUS_0[] T VSUS_0[] H V [] H V [] V V [] U VSUS_[0] W V_[0] G VGLN_[] J VGLN_[] H VGLN_ K VGLNPLL J V_[0] VSUS_[] H VSUS_[] V V_MI[] U V_MI[] T VL_0 G VL_[] K VL_[] J VL_ H V [0] W V_[0] V V_[0] W V [0] W V [] G V [0] V V [0] U V [0] W0 V [] T V [] U 0U/.V_ 0U/.V_ U/V_ U/V_.U/.V_.U/.V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ U/.V_ U/.V_ 0.U/0V_ 0.U/0V_ 0 0.0U/0V_ 0 0.0U/0V_ R *0_/S R *0_/S T *P T *P R0 *0_/S R0 *0_/S R *0_/S R *0_/S R *0_/S R *0_/S T *P T *P T *P T *P 0.U/0V_ 0.U/0V_ U/.V_ U/.V_ 0.U/.V_ 0.U/.V_ 0.U/0V_ 0.U/0V_ T *P T *P 0.U/0V_ 0.U/0V_ 0 0U/.V_ 0 0U/.V_ 0 0.U/0V_ 0 0.U/0V_ 0.U/0V_ 0.U/0V_ R *0_/S R *0_/S L UH/00M_0% L UH/00M_0% U/0V_ U/0V_ R *0_/S R *0_/S R *0_/S R *0_/S 0.0U/V_ 0.0U/V_ R *0_/S R *0_/S R H0KF-T_ R H0KF-T_ R *0_/S R *0_/S 0 0U/.V_ 0 0U/.V_ R *0_/S R *0_/S R 0_ R 0_ 0.U/0V_ 0.U/0V_ 0.U/0V_ 0.U/0V_ UE M0IUX SLN UE M0IUX SLN [00] [00] [00] 0 [00] [00] [00] [00] [00] [00] [00] E [0] E [0] E [0] E [0] E [0] E [0] E [0] E [0] E [0] F [00] G [0] G [0] G0 [0] G [0] G [0] G [0] G [0] H0 [0] H [0] H [00] H [0] J [0] J [0] J0 [0] J [0] J [0] J [0] J [0] J [0] J [00] J [0] K [0] K [0] K0 [0] K [0] K [0] K [0] K [0] K [0] K [00] L [0] L [0] L0 [0] L [0] L [0] L [0] L [0] L [0] M [0] M0 [00] M [0] M [0] M [0] M [0] M [0] M [0] N [0] N [0] N [0] N0 [00] N [0] N [0] N [0] N [0] N [0] N [0] N [0] N [0] P [0] P0 [00] P [0] P [0] P [0] P [0] P [0] P [0] R [0] R [0] R [0] R [00] R0 [0] R [0] R [0] R [0] R [0] R [0] R [0] T [0] T0 [00] T [0] T [0] T [0] T [0] T [0] T [0] T [0] U [0] U0 [0] W [0] U [] W [] U [] U [] U [] V [] V [] V [] V [] W [0] W [] W [] W [] W [] W [] W [] W [] W [] W [] Y [0] Y [] [] [] [] [] [] [] [] [] [0] [] [] [] [] [] [] [] [] [] [0] [] [] 0 [] [] [] [] [] [] [] [0] [] E [] E [] E [] E [] E _NTF[0] _NTF[0] _NTF[0] E _NTF[0] E [0] T [] V [] E [] V [] J
P STK UP LYER : TOP LYER : SGN LYER : IN PU ORE ISL Li / lock iagram PU Penryn PU THERML SENSOR.MHz 0 LYER : IN LYER : V LYER : OT P (upg)/w LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# REFLK,REFLK# REFSSLK,REFSSLK#
More informationTE1 Block Diagram. Intel. Merom (35W) FSB(667/800MHZ) Page 18 CRT. PCI-E 16X Lan. Crestline GM 533/ 667 MHZ DDR II. Page 5,7,8,9,10,11.
P STK UP TE lock iagram LYER : TOP LYER : S LYER : IN LYER : V LYER : IN LYER : IN LYER : S LYER : OT V_ORE HMI Page LE PNEL Page HMI RT Page 0 Transmitter Sil Page L PNEL Page LE river I Page zalia SVO
More informationZ06 SYSTEM BLOCK DIAGRAM
OM MRK IV@: INT VG EV@: STUFF FOR EXT VG SP@: STUFF FOR UM or VG X'TL.MHz LOK GENERTOR IS: SELGO: SLGSPTTR RII SO-IMM 0 SO-IMM P Z0 SYSTEM LOK IGRM P ual hannel R /00 MHz Penryn ufpg N antiga P, P FS /00/0
More informationPenryn 479 ufcpga. NB Cantiga
OM MRK IV@: INT VG EV@: STUFF FOR EXT VG SP@: STUFF FOR UM or VG X'TL.MHz LOK GENERTOR IS: SELGO: SLGSPTTR RII SO-IMM SO-IMM P P ual hannel R / MHz Penryn ufpg N antiga FS / MHz P, P, P, P, P, P, P P,
More informationPenryn / Cantiga / ICH9-M
PU THERML SENSOR.V PG RII-SOIMM RII-SOIMM 0.V_R_VTT.V_SUS.V V_R_MH_REF PG, Web am on L US V luetooth US V_SUS US PORT X US0~, V_SUS Fingerprint US O(fixed) V Internal H V.V PG PG PG PG PG PG HP SPI FLSH
More informationVM9M Block Diagram Intel UMA
hexainf@hotmail.com GRTIS - FOR FREE lock iagram Intel UM VER : F POWER /TT ONNETOR PG TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V PG PG Penryn ( Micro-FPG) PG, 00/0 MHz antiga FN & THERML EM--IZL-TR
More informationP STK UP LYER : TOP LS lock iagram LYER : S LYER : IN LYER : IN LYER : V LYER : OT V_ORE +.V +.V +.V +.VSUS +VPU +V_S +VSUS +V +VPU +V_S +V SMR_VTERM SMR_VREF HMI Page TV-OUT Page RT Page L(WXG+.W) Page
More informationVER : 3A. Thermal Sensor & Fan P37 LVDS. E-switch PI2PCIE412-DZHE LVDS MXM III-NB8E (GT/SE/GLM) VRAM 256M VRAM 512M P18 HDMI HDMI P19 P17 SPDIF_MXM
Module Y Mini PI (for ebug) P H / O (ST) P P X'TL.MHz LOK GENERTOR YLFXT RII SO-IMM RII SO-IMM P H (ST) P H / O (PT) P P in ard Reader ontroller R P,P in ard Reader connector P ST ST PT PI us MX(Maddog.)
More informationCPU Intel Penryn (Socket P) 3,4. FSB 800/1067 MHz. Cantiga GM LVDS. Panel CRT VGA. x4 DMI. 34 x 34mm 1329 FCBGA HDMI 10~15 DMI X4.
NOTE " UM lock iagram 00/0/ PU Intel Penryn (Socket P), FS 00/0 MHz Thermal Sensor G0 FN 0 0 LOK GEN. ISLPRSGLFT RII SOIMM, RII antiga GM x MI LVS VG Panel RT RII SOIMM, RII x mm FG HMI LEVEL SHIFTER PERIOM
More informationSapporo 1.0 BLOCK DIAGRAM
PU ORE.V/.V /.V/.VM VPU/VPU Sapporo. LOK IGRM P P P Merom Pins (Micro-FG) P,P PU Thermal Sensor MX P.MHz lock Generator K P.V/SMR_VTERM/SMR_VREFP TT HRGER MX/ ISHRGE VM_LN_SW/V_S/V_K/VSUS/V P V/VSUS P
More informationQuanta Computer Inc. REV 3A PROJECT : ZO1 COVER SHEET 1 OF 1 PROJECT LEADER: JIM HSU DOCUMENT NO: 204 DATE :2007/04/14 MB ASSY'S P/N : 31Z01MB00XX
MOEL: Z0 Motheroard REV: HNGE LIST: FIRST RELESE PGE0.. R,, MOIFY to EP P/N:SF PGE0.. STUFF HOLE P/N:FZ00000,. STUFF HOLE,, P/N:FE000,. STUFF HOLE P/N:FZ00000 PGE0.. STUFF HOLE, P/N:FZ00000,. STUFF HOLE
More informationFAN & THERMAL SMSC1423 PG 39 CLOCK SLG8SP513V (QFN-64) PG 17 LVDS. DP Port VGA. USB2.0 x 3. PCIEx1. PCIEx1 USB2.0. PCIEx2 USB2.0. PCIEx1 USB2.
ELL *FM M/ P_N FM Hanks Intel UM VER : PW: WJ PW: M PW: WJ POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V / MHZ R II / MHZ R II ST-O PG
More informationFM6B Hepburn Intel UMA
FM Hepburn Intel UM VER : POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V MHZ R II MHZ R II ST-O PG PG PG PG ST Merom or Penryn ( Micro-FPG)
More informationZC1 SYSTEM BLOCK DIAGRAM. Yonah/Merom 479 ufcpga
TVOUT TFT L Panel." WSXG+ X'TL M VI RT luetooth US US P P P P P amera Module(.M) P in ardreader (SMS ) P US US Port x US0~ P VI TVout LVS VG Media-ay O/nd H/nd attery P X'TL.MHZ lock Generator H IS0GLF
More informationMerom / Crestline / ICH8-M
VI ocking(rq) US (US) X LN 0/00/G MOEM udio/spdif JK RT/S-Video Parallel/Serial Port VI Port PS Port * attery harger VI / 0 hrontel PG US PORT X US0~ PG US~ PG Modularity PT O/H UX attery PG PG 0 SVO RII-SOIMM
More informationCPU Thermal Sensor GMT781-1 EXT.CLOCK GEN ICS954226AG-T. 533 MHZ Memory Dual channel DDR II CHANNEL A DDR II CHANNEL B 1X PCI-E<PORT1> 2.
NRL lok IGRM PU YONH/MERON eleron u-fpg PIN PU Thermal Sensor GMT- EXT.LOK GEN ISG-T attery In / & harge FS RT x -SU -Pin L " Square XG RT Hx LVS MHZ N LISTOG GML R II HNNEL R II HNNEL MHZ MHZ Memory ual
More informationZH2 Block Diagram. Yonah/Merom INTEL Mobile_479 CPU. Page : 3,4. HOST BUS 533/667 MHz SDVO CALISTOGA-GM 1466 FCBGA TVOUT RGB. Page : 6 ~ 11 DMI I/F
LOK GEN IS0G V /.V / 0V Page :.V / 0.V /.V Page :.V /.0V Page : Page : Page : Page : PU ORE TTERY HRGER HOST MHz/MHz PI-E 00MHz VG MHz US MHz PI MHz REF MHz VPU V_PU V_S V_S VSUS VSUS V V 0V.VSUS.V 0.VSUS
More informationFM6 Hepburn Intel Discrete GFX
FM Hepburn Intel iscrete GFX VER : POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V MHZ R II MHZ R II ST-O PG PG PG PG ST Merom or Penryn
More informationMerom. Page 3,4 HOST. 667/800MHz NORTH BRIDGE INTEL. Crestline. Page 5 ~ 10. DMI Interface SOUTH BRIDGE INTEL ICH8-M.
MS- VER :.0 0 : LOK IRM 0 : PLTFORM 0 : Merom- (HOST US) 0 : Merom- (POWER/N) 0 : RESTLINE- (HOST US) 0 : RESTLINE- (MI/V) 0 : RESTLINE- (R) LVS 0 : RESTLINE- (POWER-) Page 0 : RESTLINE- (POWER-) 0 : RESTLINE-
More informationPOWER VGA DC/DC CPU VR PG 51 PG V_ALW/+5V_ALW/+15V_ALW DC/DC. nvidia G86/G72M PCI EXPRESS GFX. PCIEx16 PG 18,19,20,21,22. USB2.
JM M/ P JM-ISRETE PW FP, PW UW, SHEM PM. (M) VER : POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, Internal Media ay -ROM PG S/PIF for ock PG US. SMRT R OZRLN PG S/PIF for MINI IN PG UIO/MP PG, TT SELETOR
More informationA8E/A8S Merom/GM965/PM965 BLOCK DIAGRAM CPU ... MEROM. 3,4 HOST BUS CRESTLINE GM965/PM965 11~15 X4 DMI PCI EXPRESS X1 3 3 SYSTEM
E/S Merom/GM/PM LOK IGRM E Sub block iagram / OM option VI ual H. HOST US RT & TV ON LVS & INV ON VORE R SRM /MHz SYSTEM.VS &.0VS R & VTT +VO & +.VS HRGER PI ETET PROTET LO SWITH FLOWHRT VG ON US x /T
More informationT76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM
TS: MEROM/-PM/IH-M/NM-SE LOK IRM LOK EN. ISLPRLF-T R VRM*(X) Merom PE ufp FN Thermal sensor F PE PE,, PE FS 00 MHz LVS nvii NM-SE PE RT PE POWER RESTLINE PM PIE * PE ~ R-II SO-IMM R MHz VORE PE 0 SYSTEM
More informationZG5 NB Block Diagram
VTERM(+0.V) VTT(+.0V) +.VSUS +.V +.VSUS +.V +.V VPU +.V +.VSUS L_.V L_V +V RT P." panel P LVS ZG N lock iagram iamondville VORE:+. ~ +0. VP:+.0V V:+.V or +.V FS GMS P, HOST P R P LVS, MI, R LK P POWER
More informationIntel PENRYN ufcpga SB ICH9M
V_RE P/ lock iagram +.V +.V +.V +.VSUS +.V +VPU +V_S +VSUS +V +VPU +V_S +V +SMR_VTERM +SMR_VREF INT MI Page RT Page L PNEL Page ST - H Page ST - Page est Page ST ST ST RT LVS Intel PENRYN ufpg N NTIG MI(x/x)
More informationSHELBY-INTEGRATED CLOCKS ICS PG 17. sdvo SI1362 PG 18 USB2.0 (P5,P6) USB2.0 (P3,P4) USB2.0 (P7) 1394 CONN PG 25 USB2.
IMVP- PU VR PG RUN POWER SW PG UIO ST00 PG, / +V_SR +VSUS PG /TT ONNETOR TT SELETOR TT HRGER POWER / R-SOIMM PG, R-SOIMM PG, ST - H PG Internal Media ay -ROM PG S/PIF to OK PG udio Jacks PG RJ to OK PG
More informationGM3(B) Pacino Intel Discrete & UMA Block Diagram
GM() Pacino Intel iscrete & UM lock iagram Screw Hole PG POWR /TT ONNTOR PG R-SOIMM PG, R-SOIMM PG, UIO/MP ST/H blank Page SYSTM RST IRUIT TT HRGR RUN POWR SW +.V_SUS/+V_SUS +V/+.V/+.V PG udio udio SPK
More informationMODEL REV CHANGE LIST ZL9. Preliminary Release
E MOEL REV HNGE LIST ZL Preliminary Release Page : dd.pf for Signal quanlity Page : dd R0 0om for UM. Page : seprate STLE# for IE interrupt. Page :add R 0ohm for M-T. Page : enlarge H,H to mm for VG sink
More informationJ1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET
GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP
More informationSW9 (14") BLOCK DIAGRAM
P STK UP L is. & UM SW (") LOK IGRM 0 LYER : TOP LYER : SGN LYER : IN LYER : IN LYER : V LYER : OT RIII-SOIMM PGE RIII-SOIMM PGE RIII 00/0 MT/s MT/s F only RIII 00/0 MT/s MT/s F only PU rrandale nm processor
More informationothan RJ lock iagram PIN (micro F-PG) P,,, w, w inch XG, SXG+ / MHz VI M/M LVS L P LVS lviso GM/PM RII / UNUFFERE RII SOIMM P Hyper memory P,, R/G/ RT PIE Lanes P R/G/ PIN (micro FG) P,,, RII / UNUFFERE
More informationMODEL REV CHANGE LIST 1 2A 2A 2A 1A 1A 2A 2A 1A 1A 2A 2A 1A 1A 1A 1A 1A 1A 1A CT3/5 MB BOARD. Page CT3/5 MB 31CT3MB CT3MB0031
MOEL REV HNGE LIST Model Page T/ M OR FROM TO T/ M TM00 TM00 PGE --- Enable LKM from clokc generator for the PLL circuit of, and disable the ocsillator circuit of PI PLL. PGE --- Remove H/W shutdown circuit
More informationCONTENTS: REVISION HISTORY: NOTES:
ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry
More informationHeaders for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz
V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion
More informationDC/DC +3V_SRC +5VSUS PG 34 LVDS TVOUT USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4) USB2.0 (P0~P7) LAN RTL8100S PG 25 CARDBUS PC7411 PG 21,22,23
E-UM ESIGN VER : RUN POWER SW PG /TT ONNETOR TT HRGER PG PG othan ( Micro-FPG) PG, / V_SR VSUS PG PU VR PG LOKS PG R-SOIMM PG, R-SOIMM PG, MHZ R I FS MHZ lviso GM/GML PG PG,,,0, LVS TVOUT VG Panel onnector
More informationGenerated by Foxit PDF Creator Foxit Software For evaluation only.
I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software
More informationHF SuperPacker Pro 100W Amp Version 3
HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project
More informationUW3 Block Diagram. XDP Page 31. Page 3~5. Port x3 WWAN. Page 20 Page 16. Page 6~10. SIM Card. Page 20 AUDIO CODEC IDT 92HD79BX
P STK UP L LYER : TOP LYER : SGN LYER : IN LYER : IN LYER : V LYER : OT SYSTEM POWER +VPU/+VPU(RT) R SMR_VTERM +.VSMVREF/+.VSUS(RT) PGE PU ORE RT GFX ORE(RT) PGE +.V(RT) PGE +.V(RT) PGE VP.V(RT) PGE PGE
More informationSVT-2 REV : 3C
/ ( VRM & VR0 ) MX0 P / ( VRM ) MXETG P / ( VRM & V0R ) MX & F P / ( VM & VM ) MX0ETU PU ORE ( VPUORE ) ISL HRGER MXETI TSURUMI KVT P P P0 ( V & V & VR & VR ) P R II SOIMM0 R II SOIMM VR R_VREF V0R P,0
More informationRSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7
Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM
More informationModel Name: 8I945GMF. Revision 1.0
Model Name: IGMF SHEET TITLE Revision.0 SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT
More informationZYA SYSTEM BLOCK DIAGRAM
ZY SYSTEM LOK IGRM GPU ORE PWR ISL P HRGER ISL P GPU IO PWR ISL P /V SYS PWR P RT X'TL.MHz LOK GENERTOR SELGO: SLGSPV P LK: MHz PEG_LK: MHz PLL_REF_SSLK: MHz intel Fan river (PWM Type) P
More information8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1
isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty
More informationPCB NO. DM205A SOM-128-EX VER:0.6
V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V
More informationPCIextend 174 User s Manual
PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender
More informationSY3. BlOCK DIAGRAM. Intel. TigerPoint. Intel PineView-M VGA LCD. USB CNN x2. Bluetooth WWAN. Camera
SY lok IGRM LOK GEN SLGSPVTR 0 PU Thermal Sensor Intel PineView-M R/G/ VG attery In / & harge MHZ RII SO-IMM Micro-G LVS L Max. G US NN x luetooth SIM Socket WWN US.0 Intel MI x TigerPoint PI-E PI-E ST
More informationRevisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11
Table of ontents Notes lock iagram isplay and Tower onnectors MU & apacitive Touch kt Rev X X escription Revisions Initial Release ate -JUL- pproved hanged Power L colours-jul- Removed J and J dded J &
More informationB0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History
0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00
More informationBIOSTAR GROUP VER:6.7. uatx. 775 CPU, FSB1066, PCI-Ex16, PCI-Ex1,DDR-II* 2, 10/100 LAN,PCI*2
TITL over She_ lock iagram General Spec. hange Lise omponent Size Processor North ridge South ridge lock Synthesizer) Sdram imms PI-x Slot Pci Slot PI-x Slot I onnectors TX Power & ypass P OM, PS, US,
More informationCPU NORTH BRIDGE SOUTH BRIDGE
0_lock iagram 0_System Setting 0_Power Sequence 0_lock Gen_ISLPR 0_iamondville_US 0_iamondville_PWR 0_N-GMS(HOST) 0_N-GMS(MI) 0_N-GMS(GRPHI) 0_N-GMS(R) _N-GMS(PWR) _N-GMS(PWR) _N-GMS() _S-IHM(PWR) _S-IHM()
More informationAS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%
K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.
More informationKEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power
KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO
More informationR12 INTEL UMA/DISCRETE SYSTEM DIAGRAM
R INTEL UM/ISRETE SYSTEM IGRM +V/+V PG. +.VTT/+.V PG. PU ore PG. VGore/+.V PG. +.VSUS harger PG. PG. ischarger PG. UM VGORE LN ard reader RTS-GR / PG. PG. LN LN RTSEH / K SOIMM Max. G PG. SOIMM Max. G
More informationXIO2213ZAY REFERENCE DESIGN
XIOZY REFERENE ESIGN XIOZY Reference Size ocument Number Rev ate: Wednesday, September, 00 Sheet of TP+ TP- TP+ TP- TPIS TP+ TP- TP+ TP- TPIS TP0+ TP0- TP0+ TP0- TPIS0 REFLK+ REFLK- V_ V_ V_ORE PLLV_ORE
More informationProject Name :I36IAx Platform : Celeron GS40 + Park + ICH9M
Project Name :IIx Platform : eleron + 0 + Park + IHM PE..... PU... 0_FF. 0...... -IHM.... 0.......... 0....... POWER... 0. ONTENT INEX YTEM LOK IRM POWER IRM & EQUENE Power on equence iagram PU Penryn
More informationCD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-
SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_
More informationA B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14
A ISIONS ZONE LTR ESRIPTION ATE APPROVE A INITIAL RELEASE --_0:0 J 0 0 0,,,, AF JP PAR [:0] ON PIV 0 SO LAV EN LK PHYS M LK STAT_A M0 M R R R R R R R 0K J J AR AR[:0] AR AR AR AR0 AR AR[:0] AR AR AR AR0
More informationSS8 BLOCK DIAGRAM CPU PCH DIS. Codec Board. Nvidia N12P-GE (128bit) 29mm X 29mm BGA 973. Sandy Bridge 35W 31mm X 24mm BGA 1023 SV
IS SS LOK IGRM PGE RIII-SOIMM0 H=.mm H=.mm PGE RIII-SOIMM PGE PGE RIII MT/s RIII MT/s ST 00M /S FI LINK.GT /s PU Sandy ridge W mm X mm G 0 SV PGE ~ MI LINK GT /s PIEx Nvidia NP-GE (bit) mm X mm G R x Mxx
More informationcore Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103
core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S
More informationUM9 UMA SYSTEM DIAGRAM
+V/+V +.V PG. PG. PU ore PG. +.0_PH PG. +.V/+0.V PG. +.0VTT PG. UM VGORE harger PG. PG. LN LNE theros/r 0/00 board P K PG. PG. PG. R hannel PORT FI UM UM SYSTEM IGRM SOIMM Max. G SOIMM Max. G K TP M ROM
More informationD/M Note Block Diagram -- Intel Huron River ULV
P STK UP L LYER : TOP LYER : SGN /M Note lock iagram -- Intel Huron River ULV POWER / V_PU, V_PU, V Page LYER : IN LYER : IN LYER : SV LYER : IN LYER : SGN LYER : OT R SO-IMM (ST) Page R SO-IMM (RVS) Page
More informationR&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation
Inventec orporation R& ivision oard name : Mother oard chematic Project : Z (anta Rosa) Version : 0. Initial ate : March 0, 00 Inventec orporation F, No., ection, Zhongyang outh Road eitou istrict, Taipei
More informationSIT REV : 3A
Inverter"WXG VIN(V): W.V: W Power / converter Page 0~ lcok Gen. K0-M PU IS0 / P-M(othan)/eleron IS0 Page / Page V lock iagram SIT RV : 00-0- SVIO Page RT Page lviso-gm R /00 Page //// Page /0 WLN Mini-PI
More informationSVT REV : 3B
Inverter"WXG VIN(V): W.V: W Power / converter Page 0~ lcok Gen. K0-M PU IS0 / P-M(othan)/eleron IS0 Page / Page V lock iagram SVT RV : 00-0- SVIO Page RT Page lviso-gm R /00 Page //// Page /0 WLN Mini-PI
More informationRealtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0
Fiber LE RJ M RYSTL EEPROM SRM & FLSH POWER PWRJK Jumper for GPIOs URT Realtek Semiconductor orp. RTL(M)_FHG_V.0 Size ocument Number Rev lock diagram.0 ate: Tuesday, November, 00 Sheet of ,, /ISGPIOSTP
More informationRevisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:
Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and
More informationRevision History. EFR32 Mighty Gecko Dual PHY Radio Board. 2.4 GHz 13dBm / MHz 14 dbm, DCDC to PAVDD. Board Function Page. Rev.
EFR Mighty Gecko ual PHY Radio oard. GHz dm / 868-9 MHz dm, to PV oard Function Page Title Page History Rev. escription. GHz RF, ntenna & Power 00 Prototype version. SubGHz RF, ntenna & Power EFR, PRO
More informationACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE
ER_P MIN OR 00.. Tuesday, March 0, 00 TE HNE NO. X0 REV EE TE POWER TE RWER EIN HEK REPONILE IZE= VER: FILE NME: XXXX-XXXXXX-XX P/N XXXXXXXXXXXX INVENTE ER_JM OE IZE O.NUMER REV --00-L X0 X0 HEET . chematic
More informationNV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.
. NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS
More informationReference Schematic for LAN9252-SPI/SQI+GPIO16 Mode
Reference Schematic for LN-SPI/SQI+GPIO Mode onfigurations SPI/SQI+GPIO Mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM
More informationA B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.
S J TXR0 TXR TXR TXR[:0] TXR TXR LK TX[:0] TX0 TX TX0 TX TX TX TX TX TX TX TX TX TX TX TX TX R 0K R 0K J J0 PIV R 0K TXPR R0. H/E0 H/E H/E TXLV TXSO J J HRST HLK HPERR HGNT HISEL HEVSEL HSTOP HTRY HIRY
More informationPCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]
STTTW STTLKW POW[:0] PTW[:0] SYNHW PLKW Sheet_ STTTS STTLKS POS[:0] PTS[:0] SYNHS PLKS Sheet_ Spareates PLKS SYNHS PTS[:0] POS[:0] STTLKS STTTS MLKS MTS Sheet_ PLKW PLKS SYNHW SYNHS PTW[:0] PTS[:0] POW[:0]
More informationKL9A Intel Huron River Platform with AMD Discrete GFX
KL Intel Huron River Platform with M iscrete GFX MHz RIII-SOIMM H. RIII-SOIMM H. PG PG ual hannel R /.V R SYSTEM MEMORY PG,,, Sandyridge. rpg FI FIX MI MIX PI-E Graphics Interfaces PI-Express
More informationAuburndale / Arrandale
LL Intel alpella Platform with iscrete GFX POWER /TT ONNETOR PG R - SOIMM0 R - SOIMM PG PG TT HRGER RUN POWER SW VSUS, VSUS, V_S, V_S +V, +V PG ischarge PG PG 0 ual hannel R 00/0.V uburndale / rrandale
More informationEUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL
SHEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: IGME TITLE Revision.0 SHEET TITLE OVER SHEET LOK IGRM OM & P MOIFY HISTORY 0 P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI
More informationQUANTA COMPUTER INC.
QUNT OMPUTER IN. PGE ontent PGE ontent 0 0 0 T PGE OVER T LOK IGRM NW/PS (HOST US) NW/PS (POWER/N) MH (Host bus) MH (GP bus & HU I/F) GMH (PWR & GN) GMH R- & R- IH-M(PU,PI,IE) IH-M (US,HU,LP) IH-M(POWER&GN)
More informationIntel ECX Form Factor POC Board Based on Intel 915GM Chipset
Intel EX Form Factor PO oard ased on Intel GM hipset TITLE OVER SHEET LOK IGRM PU K- LOK SYNTHESIZER INTEL GM GMH R SO-IMM INTEL FM IH-M IH IE,F,US,FP LVS,ST,FWH,PS/ LN(INTEL QM/ER) SUPER I/O(WHF),F,IO
More informationAS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%
K POWER SW JP EXTERNL POWER FUSE 0. uf VT + 0 uf SM or LMMPX-J REG_V VIN VOUT + 0uF 0 0.uF U R 0.0K % J R.K % REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.
More informationLenovo Caucasus 2 (Pine Trail) Block Diagram
VTERM(+.V) VTT(+.V) +.VSUS +.V +VMEM +.V +.V VPU +.V +VS L_.V L_V +V XP Thermal Sensor RT." L TS Panel Lenovo aucasus (Pine Trail) lock iagram RG LVS Pineview Micro-FG X MI VI[:] +/- PU_LK +/- HLK OT_LK
More informationDR1 (Roberts) Schematics Document ufcpga Mobile Penryn Intel Cantiga-GM + ICH9M REV : A00
R () chematics ocument ufpg Mobile Penryn Intel antiga-gm + IHM 00-0-0 REV : 00 : Nopop omponent Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. over Page
More informationX-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies
Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested
More informationPS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]
V. V. V. V. PI_RX URT LK URT TX PI_RX _TS_EXPHR _RX_EXPHR _RX_EXPHR Uarts URT TS URT RTS URT TX URT RX PS LOK PS T PS LOK PS T URT TX URT RX URT TX URT RX V. V. Ethernet ETH RX[0:] ETH RXV ETH RXER ETH
More information1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766
OMMON_H_V MT (LQFP) V emo oard for Sanyo Slim H PUH INX & PO, ST F, SVO & MPG - MT MMOY - SM, FLSH/POM VIO OUT UIO WM NM TYP VI igital V SUPPLY V igital.v MT FV Servo.V MT LO_V Laser iode.v F V PIKUP H
More informationCarrier Board Design Guide
arrier oard esign Guide for OM Express Modules (OM.0 R.0) 0.0-000-00 opyright opyright 0-0 VI Technologies Incorporated. ll rights reserved. No part of this document may be reproduced, transmitted, transcribed,
More informationEFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface
EFM US Type- 0 W harger History oard Function Title Page EFM & User Interface oard Power Page Rev. escription 00 Prototype version. 0 Initial release version. VUS Voltage Regulator ebug MU ebug Misc. P
More informationMSP430F16x Processor
MSP0x Processor V_. V_ V_. U Vcc Vcc R 0K SW, ETHER_T_00, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0, ETHER_T_0 P.0/TLK P./T0 P./T P./T P./SMLK P./T0 P./T P./T /RST/NMI 0.u P UTTON_
More information2 Notes 3 MC9S08LG32CLK 4 Touch Sensors 1 5 Touch Sensors 2 6 Power 7 OSBDM 8 USB COM
Table of ontents Notes MS0LGLK Touch Sensors Touch Sensors Power OSM US OM L Revisions Rev escription X First raft X Replaced, M RN with sigle resistors Updated Power section Swapped LE_ER, with ER, to
More informationNvidia N12P-GE N12P-GV1 N12P-GV. PCI-Express. Graphics Interfaces PG 15,16,17,18,19,20,21 INT_HDMI INT_CRT INT_LVDS
KL Intel Huron River Platform with iscrete GFX 0 FN / THERML EM0- RIII-SOIMM PG RIII-SOIMM PG Speaker PG udio Jack (External MI) PG Head-Phone Jack PG ual hannel R /00.V ST - H USeST PG ST - -ROM UIO OE
More informationTHE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia
MicroL MicroLon.Sch Timers_nalog Timers_nalog.Sch IO ufferingsch IO uffering.sch Power Supply Power Supply.Sch Mitsubishi ackplane oard ate: THE UNIVERSITY OF NEWSTLE University rive allaghan NSW 0 ustralia
More informationHost MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS
+V Host MSP +V R MSP_SS MSP_MOSI MSP_MISO V_HOST MOTOR_T_VSNS_ OMMS_MOSI OMMS_MISO OMMS_SLK OMMS_SS URT TX URT RX V V V V P._T._M_RTLK VRF-_VRF- P._T._TLK_OUT VRF+_VRF+ P._T._TLK_OUT P._T._UST P._T._UST
More informationRenesas Starter Kit for RL78/G13 CPU Board Schematics
Renesas Starter Kit for RL/G PU oard Schematics REV REF TE RWN Y 0.0 raft.0.0 TES.00 Release.0.0 YOI.0 Release 0.0.0 YOI PGE ESRIPTION INEX RL/G Microcontroller Switches, LEs, RESET, PSU E, Serial Port
More informationREVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK
REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown
More informationDAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.
R * SPIF output x Power LO R * R R SPIF input x POR Flash PWM LE x PM00 Lightning() P 0x0 0pin Type connector US 0pin For Lightning & P T0 RE PLY0 PLY H Sel Stereo T0 PLY0 T0 0x PLY 0x PM00 R Ext. MU H
More information05 - Adaptacion Puerto Serie RXD_UC R35 0 DTR_UC R36 0 RI_UC Adaptacion Puerto Serie Señalizacion GSM R37 0 INFO_NETLIGHT R38 0
0 - limentacion 0 - onector Externo 0 - daptacion Puerto Serie 0 - Modem SIM00 TT_VOLTGE VN_ TX TX_U RX_GSM RX_GSM HRGE_STTUS P. RX RX_U TX_GSM TX_GSM ST_ ST_ P. P. P. P. R 0 R 0 TR_U RI_U TR_GSM TR_GSM
More informationAll use SMD component if possible
R0 0K MF SW0 NEXT R0 0R LE0 STNY & POWER ON GN R0 SW0 PREV R 0 MF R 0 MF R 0K MF R0 K MF SW0 FF GN SNP OFF OR GN Q0 S Q0 S LE R k R k 00n R 0K MF M0 R0 K MF SW0 FR +V() Q0 R 0K MF GN R0 0 R 0 GN VF_on_off
More informationReference Schematic for LAN9252-HBI-Multiplexed Mode
Reference Schematic for LN-HI-Multiplexed Mode onfigurations HI Multiplexed mode EEPROM - F (High) Port mode Port0 & Port = opper Page No. Schematic Page Title Power Supply LN(Part) LN(Part), Strap & EEPROM
More informationPLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.
R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument
More information3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N
0 THIS RWG ONORMS TO.S. -T-0-00-0- U/0V +/-% 00N +/-0% 0N +/-0% U/0V +/-% 00N +/-0% 0 0N +/-0% R R 0R % P/0V +/-% K % U S YLLOW U 0 U U S0LV0 MLKTON /R S S R SK LS MULTI U/0V +/-% 00N +/-0% 0N +/-0% LLK+
More informationFREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13
Table of ontents Title lock iagram KEZ MU OpenS INTERFE I/O Headers and Power Supply Rev X escription Initial raft Revisions. Remove Motor ontrol onnector J. Remap J, J, J, J pinout. dd one series resister
More informationXO2 DPHY RX Resistor Networks
PHY_0_P_RX PHY_0_N_RX [] [] R R LP_0_P_RX HS_0_P_RX HS_0_N_RX LP_0_N_RX PHY_LK0_P_RX PHY_LK0_N_RX PHY_LK_P_RX PHY_LK_N_RX [] [] [] [] R R6 R8 R0 LP_LK0_P_RX HS_LK0_P_RX HS_LK0_N_RX LP_LK0_N_RX LP_LK_P_RX
More informationSVS 5V & 3V. isplsi_2032lv
PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf
More information