Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M

Size: px
Start display at page:

Download "Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M"

Transcription

1 Project Name :IIx Platform : eleron Park + IHM PE..... PU... 0_FF IHM POWER ONTENT INEX YTEM LOK IRM POWER IRM & EQUENE Power on equence iagram PU Penryn - FF / PU Penryn - FF / N HOT/ / N R U /LV / PIE / N R INTERFE/ / N I/O POWER / N POWER / LOK EN (ILPRKLF) R OIMM_RV R OIMM_T IHM RT/T/H/LP / IHM Y/PIO/PIE/U / IHM Power / Park PIIE x Park I/O / lock Park P Power Park Power Park N / LV Park MEM Park R Park traps / Thermal Park Vcore /. / /. WEM /M / LV T H / T O /WLN OE & MP/INT_MI/PK aughter oard onn. PWR W/FN/HRP P/ IN E IT0E / IO / TPM V W TT IN / HRER (OZ) PU ORE (TP0) +.V/+.0V (TP) +.V/+V (TP) +0.V/+.V(LO) RT LE / U PE.. ONTENT R to R Ver. History R to R Ver. History M/ chematic Version hange List Release ate Version P P/N P escription P P/N Note 00// Rev: I000-0 P M/ IIX R:.**. L I000-0 Initial 00//0 Rev: I000-0 P M/ IIX R: *.*. L I000-0 Initial 00//0 Rev: I000-0 P M/ IIX R: *.*. L I000-0 Initial omponent Identify olor y Project **XX** XX:~Z V Park and M setting (check table) Value is Park Value is M Value is both Park and M aughter oard chematic Version hange List Release ate Version P P/N P escription P P/N Note IIx ize ocument Number Rev INEX ustom 0 unday, ecember, 00 ate: heet of

2 YTEM LOK IRM ystem Memory North ridge type upport R Frequency MHZ / 00MHZ / 0MHZ 0 MHZ / 00MHZ O-IMM0 0 Pin O-IMM 0 Pin R RM U MX MEMORY 00MHZ MU PU eleron /U00 Pentium U00/U00 Micro-F balls nm * F 00MHZ North ridge 0_FF (W) -ball F * THERML ENOR EM0 PIE~ V Park LP/XT W / W -ball F * PE,F P RYTL MHZ R VRM M VRM L RT HMI MI X ontroll Link Enhance U x (U0) EXT U x (U,) U0 U U PIE LN RTL0EL(0/00) RTLL(0/00/) Pin QFN RYTL MHZ RJ RYTL MHZ ard ON ardreader RT LQFP WEM luetooth Module IM ard U U U U outh ridge IHM FF PIE T0 T Mini ard RYTL.KHZ H x." TI/II Pin m * O x U." TI/II Mini ard Fingerprint U U ZLIZ odec LV Pin LQFP Headphone Out x MI IN x INT Mic In x Internal PK.W x Ext U x,ardreader U0 ZLIZ Modem RJ TPM WPT0 Mini ard ebug Port LP LP LP Flash Rom Pin M-OP harger FN Pin PI PIO MU Embedded ontroller (E) ITE0E MU P/ K/ Matrix MU 0 RYTL.KHZ T/P Pin Internal K/ V Thermal ensor M0 -sensor PU Thermal ensor EM0 lock en RYTL.MHZ attery Pin IIx ize ocument Number Rev ustom 0 YTEM LOK IRM ate: Wednesday, ecember 0, 00 heet of

3 POWER LOK IRM ystem Poewr On equence VI0 VI VI VI VI VI VI TP0 IMVP- IRFH IRFH +PU_ORE 0 daptor +V PWRW * +.V_ON +V _.ms PL0 Park._.0_PWR * * +.V PWRTN# +.V_ON.ms 0ms.ms TP O0 O0* IRFH IRFH* +.V +.0V P0V LP P0V P0V. +.V +0.V Park ~ V Park MVQ.ms +.V.ms +0.V.0ms +.V *.ms PM_RMRT# ** ** * PM_LP_# PM_LP_# +V_ON +V +.V * +.V_ON 00ms 00ms.s.ms ms 0.ms +.V ms 0.ms * +.0V_ON +V * +.0V V_ON +VRUN.ms.ms O0 O0 / P0V +.V LN MINI_R(.V) V._.0_PWR ME0. Park.V_RE MVQ.V_RE * VORE_ON.ms TP +V PL0 TP +.V ME0 P0V +.V Park 0. VRUN LUE_TOOTH MINI_R(.V) LV(LV) RREER T UIO_.V(V) 0m U UIO_OE(+V_OEV) 0m * * * * +PU_ORE E_EXTMI H_RIN# 0_TE PWROK H_PWR PIRT# / PLTRT# PURT# * * E ontrol Pin (O/P) E ontrol Pin(I/P) ms 0ms ms 0ms ms O0 O0 / P0V +V Webcam 00m T(OP) UIO_MP(V_MP) 0m FN IIx ize ocument Number Rev ustom POWER IRM & EQUENE 0 Wednesday, ecember 0, 00 ate: heet of

4 II Power on equence iagram dpater +V. +V.0 +V_ORE +0.V +.V +V _ +.V +.V FP- +.0V TP ME0 TP +.V_ON +.V ITE Embedded controller +.V_ON +.0V_ON Power witch PWR_W PWRTN# PM_RMRT# PM_LP_# PM_LP_# PWROK +V +V. +V +V. +V. +V.0 outh ridge IH-M FF PLT_RT# H_PWR PU eleron 0 H_PURT# North ridge 0 FF +V. +V0. +V. +V. +V. +V.0 +V & +.V ME0 x 0 +V_ON _VRMPW +.V OZ +.V _LK_PWR LK EN RTMT-0 page +PU_ORE VORE_ON PU VORE TP0 VORE_LK_EN# N00 page ELY_VR_PWROO IIx ize ocument Number Rev ustom 0 Power on equence iagram ate: Thursday, November, 00 heet of

5 lose to PU within 0mil +.0V H_#[:] H_T#0 H_REQ#[:0] H_#[:] H_T# H_0M# H_FERR# H_INNE# H_TPLK# H_INTR H_NMI H_MI# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_REQ#0 H_REQ# H_REQ# H_REQ# H_REQ# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# P V W T T E Y R R U P W N K T K T H F J H M P R J L M U P R N F0 F E V Y L J F H U []# []# []# []# []# []# []# [0]# []# []# []# []# []# []# T[0]# REQ[0]# REQ[]# REQ[]# REQ[]# REQ[]# []# []# []# [0]# []# []# []# []# []# []# []# []# []# [0]# []# []# []# []# []# T[]# 0M# FERR# INNE# TPLK# LINT0 LINT MI# RV0 RV0 RV0 RV0 RV0 RV0 RV0 IH R ROUP 0 R ROUP ONTROL XP/ITP INL # NR# PRI# EFER# RY# Y# R0# IERR# INIT# LOK# REET# R[0]# R[]# R[]# TRY# HIT# HITM# PM[0]# PM[]# PM[]# PM[]# PRY# PREQ# TK TI TO TM TRT# R# THERML PROHOT# THERM THERM THERMTRIP# H LK LK[0] LK[] REERVE M J L N F J M 0 H_IERR# N K H_R#0 H H_R# K H_R# L H F Y Y V0 V H_PREQ# V H_TK W H_TI U W H_TM V H_TRT# J H_PROHOT#_IN H_THERM H_THERM 0 PM_THRMTRIP# H_# H_NR# H_PRI# H_EFER# H_RY# H_Y# H_REQ#0 H_INIT# H_LOK# H_PURT# +.0V H_TRY# H_HIT# H_HITM# R 0K-0 R U--0Y-Z LK_PU_LK LK_PU_LK# H_R#[:0] PM_THRMTRIP# H_PROHOT#_OUT 0.U--0Y-Z H_#[:0] H_TN#0 H_TP#0 H_INV#0 H_#[:] +.0V R H_TN# K--0 H_TP# H_INV# H_TLREF 0.'' max for H_TLREF Zo= ohm R K--0 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# PU_EL0 PU_EL PU_EL F0 E J H0 H E L K N T0 M0 M L K0 J P0 P V0 V R W N U 0 0 Y0 Y T U W R W E 0 E Y0 U [0]# []# []# []# []# []# []# []# []# []# [0]# []# []# []# []# []# TN[0]# TP[0]# INV[0]# []# []# []# []# [0]# []# []# []# []# []# []# []# []# []# [0]# []# TN[]# TP[]# INV[]# T ROUP 0 T ROUP T ROUP T ROUP []# []# []# []# []# []# []# []# [0]# []# []# []# []# []# []# []# TN[]# TP[]# INV[]# []# []# [0]# []# []# []# []# []# []# []# []# []# [0]# []# []# []# TN[]# TP[]# INV[]# TLREF OMP[0] TET MI OMP[] TET OMP[] TET OMP[] TET TET PRTP# TET PLP# PWR# EL[0] PWROO EL[] LP# EL[] PI# ELERON-ULV-LEV P H_# R H_# H0 H_# F0 H_# J H_# H_# F H_# H H_# M H_#0 N H_# M0 H_# K0 H_# H_# P0 H_# N H_# L H_# K L J V H_# T H_# V0 H_#0 U H_# W H_# R H_# H_# H_# Y H_# T0 H_# H_# H_# H_#0 0 H_# H_# U H_# Y0 Y E OMP0 OMP E OMP F OMP E 0 0 H_#[:] H_TN# H_TP# H_INV# H_#[:] OMP0/ TRE. OHM +-% OMP/ TRE OHM +-% within 0.'' H_TN# H_TP# H_INV# R.--0 R.--0 R0.--0 R0.--0 H_PRTP#,, H_PLP# H_PWR# H_PWR H_PULP# H_IERR# H_TI H_TM H_PREQ# H_TPLK# H_PURT# H_PWR H_TRT# H_TK R -0 R.--0 R0.--0 R.--0 R @K-0 R.--0 R.--0 ELERON-ULV-LEV +PU_ORE PM_THRMTRIP# R K-0 RK-0 Z0 E R 00K-0 Q TR-N0 U-0-0Y-Z UX_OFF lose to PU PU_EL MH_EL, LK_EL, H_PROHOT#_OUT H-T-PH E_PROHOT# +.0V +.V R0 VR MH_EL, PU Thermal ensor, Thermal_Pwrcntl_INT II MOIFY VR 0-0 E V.U--0Y-Z M-0 VQ0 TR-N0 V E U-0-0Y-Z VQ TR-N0 PU_EL0 LK_EL, MH_EL0, LK_EL0, H_THERM H_THERM +.V R 0-0 R 0-0 R -0 lose to I 0 THERM THERM 00P-0-0X-K V_.U-.-0R-K U + - V THERM# N T LK LERT LERT# MT_E,0, MLK_E,0, Used for alance +.0V & N F F F00 EL EL 0 EL 0 EL0 0 MHZ 00 EM0 V_ +.0V F U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z IIx ize ocument Number Rev ustom 0 PU Penryn - FF / ate: Thursday, ecember 0, 00 heet of

6 PU_V VORE_ENE VORE_VENE H_VI VORE_ENE VORE_VENE H_VI H_VI H_VI H_VI0 H_VI H_VI +PU_ORE +PU_ORE +.V +PU_ORE +.0V +PU_ORE +.0V +PU_ORE +.0V +.0V ize ocument Number Rev ate: heet of PU Penryn - FF / ustom Thursday, ecember 0, 00 0 IIx ize ocument Number Rev ate: heet of PU Penryn - FF / ustom Thursday, ecember 0, 00 0 IIx ize ocument Number Rev ate: heet of PU Penryn - FF / ustom Thursday, ecember 0, 00 0 IIx 00m lose to Pin 0m 000m.U-0-0R-K.U-0-0R-K U--0Y-Z 0.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z U-0-0X-K U-0-0X-K 0.U--0Y-Z 0.U--0Y-Z.U--0Y-Z.U--0Y-Z U-0-0X-K U-0-0X-K.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U-0V-0R-K.U-0V-0R-K.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z 0.U-0-0R-K 0.U-0-0R-K.U--0Y-Z.U--0Y-Z.U-0-0R-K.U-0-0R-K.U--0Y-Z.U--0Y-Z 0U-.-0R-K 0U-.-0R-K.U-0-0R-K.U-0-0R-K U ELERON-ULV-LEV U ELERON-ULV-LEV V[00] F V[00] V[00] H V[00] J V[00] K V[00] L V[00] M V[00] N V[00] P V[00] R V[0] T V[0] U V[0] V V[0] W V[0] Y V[0] V[0] V[0] V[0] V[00] E V[0] F V[0] V[0] H V[0] J V[0] K V[0] L V[0] M V[0] N V[0] P V[00] R V[0] T V[0] T V[0] U V[0] V V[0] Y V[0] V[0] V[0] V[0] 0 V[00] V[0] V[0] 0 V[0] F0 V[0] F V[0] H0 V[0] H V[0] V[0] F V[0] H V[00] K0 V[0] K V[0] M0 V[0] M V[0] K V[0] M V[0] P0 V[0] P V[0] T0 V[0] T V[00] V0 V[0] V V[0] P V[0] T V[0] V V[0] Y0 V[0] Y V[0] 0 V[0] V[0] 0 V[00] V[0] Y V[0] V[0] V[0] F0 V[0] F V[0] H0 V[0] H V[0] F V[0] H V[00] K0 V[0] K V[0] M0 V[0] M V[0] P0 V[0] P V[0] K V[0] M V[0] P V[0] T0 V[00] T V[0] V0 V[0] V V[0] Y0 V[0] Y V[0] T V[0] V V[0] Y V[0] 0 V[0] V[00] 0 V[0] VP_00 J VP_00 K VP_00 L VP_00 N VP_00 P VP_00 R VP_00 U VP_0 V VP_0 W VP_0 VP_0 VP_0 VP_0 E VENE VI[0] VI[] VI[] 0 VI[] VI[] VI[] VI[] Y ENE V[0] VP_00 J VP_00 E VP_00.U--0Y-Z.U--0Y-Z UE ELERON-ULV-LEV UE ELERON-ULV-LEV J _ J _ J _0 L _ L _ L _ N _ N _ N _ R _ R _ R _ U _0 U _ U _ W _ W _ W 0 _ E _ E _ E J _ J _ J _00 L _0 L _0 L _0 N _0 N _0 N _0 R _0 R _0 R _0 U _0 U _ U _ W _ W _ W 0 _ E _ E _ J _ J _ L _0 L _ N _ N _ R _ R _ U _ U _ W _ W 0 _ E _ E _ J _ J _ L _0 L _ N _ N _ R _ R _ U _ U _ W _ W 0 _ E H0 _ M _ J _0 L _ N _ M0 _ T _ R _ U _ W _ T0 _ Y _0 Y0 _ 0 _ H _ E J _ H0 _ M _0 L _ N _ R _ M0 _ T _ V _ W _ W _ Y _ U _00 W _0 T0 _0 _0 _0 _0 _0 _0 _0 _0 _0 E _ F H _ K _ K _ M _ M _ P _ P _0 T _ T _ V _ V _ U _ Y _ Y 0 _ F _ F _ H _ H _ K _ K _ M _ M _ P _0 P _ T _ T _ U _ V _ U _ W _ Y _0 E J _ L _ N _ R _0 U _ W _ E J _ L _ N _ R _0 U _ W E W _0 0.U-0-0R-K.U-0-0R-K 0U-.-0R-K 0U-.-0R-K.U-0-0R-K.U-0-0R-K.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z 0.U--0Y-Z 0.U--0Y-Z.U--0Y-Z.U--0Y-Z 0.U-0-0R-K 0.U-0-0R-K U ELERON-ULV-LEV U ELERON-ULV-LEV [0] M [] W [00] F [00] [00] [00] F [00] H [00] K [00] M [00] P [00] T [0] V [0] Y [0] [0] [0] F [0] H [0] K [0] M [0] P [00] Y [0] V [0] T [0] V [0] Y [0] [0] [0] [0] E [0] [00] H [0] J [0] L [0] M [0] N [0] R [0] T [0] U [0] W [0] Y [00] [0] [0] [0] E [0] [0] H [0] J [0] L [0] M [0] N [00] R [0] R [0] T [0] U [0] U [0] W [0] W [0] [0] [0] 0 [00] [0] [0] H [0] [0] K [0] M [0] M [0] P [0] T [0] V [00] T [0] Y [0] [0] [0] Y [0] [0] F [0] H [0] H [0] K [00] M [0] P [] E [] E [0] [] [] [] [] [] [] [] [] [] W [0] R [0] U [0] V [0] W [0] W [0] Y [0] T [00] V [0] [0] [0] [0] [0] [0] [0] [0] E [0] E [00] [0] [0] E [0] [0] J [0] J [0] L [0] N [0] N [0] J [] L [] N [] R [] R [] U [] U [] R [] U [] W [0] W [] W [] [] [] [] [] [] [] E [] E [0] [] [] J [] J [] E [] [] J [] L [] L [] N [0] N [] L [] N [] R [] R [] R [] U [0] L [00] [] W [0] U [] U [] E.U-0-0R-K.U-0-0R-K R R U-0-0R-K.U-0-0R-K UF ELERON-ULV-LEV UF ELERON-ULV-LEV V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 F V_0 F V_0 H V_ H V_ K V_ K V_ M V_ M V_ P V_ P V_ T V_ T V_0 V V_ V V_ Y V_ Y V_ V_ V_ V_ V_ F V_ F V_0 H V_ H V_ K V_ K V_ M V_ M V_ P V_ P V_ T V_ T V_0 V V_ V V_ Y V_ Y V_ V_ V_ V_ V_ V_ V_0 0 V_ V_ V_ F V_ F V_ H V_ H V_ 0 V_ F0 V_ H0 V_0 K V_ K V_ M V_ M V_ K0 V_ M0 V_ P V_ P V_ T V_ T V_0 V V_ V V_ P0 V_ T0 V_ V0 V_ Y V_ Y V_ V_ V_ V_0 V_ Y0 V_ 0 V_ 0 V_ F V_ F V_ H V_ H V_ F0 V_ H0 V_0 K V_ K V_ M V_ M V_ P V_ P V_ K0 V_ M0 V_ P0 V_ T V_00 T V_0 V V_0 V V_0 Y V_0 Y V_0 T0 V_0 V0 V_0 Y0 V_0 V_0 V_0 V_ V_ 0 V_ 0 V_ M V_ P V_ T V_ V V_ Y V_ V_0 VP_00 K VP_0 L VP_0 N VP_0 P VP_0 VP_0 VP_0 VP_0 E VP_0 E VP_0 F VP_00 VP_0 F VP_0 H VP_0 J VP_0 L VP_0 N VP_0 K VP_0 R VP_0 U VP_0 P VP_00 V VP_0 W VP_0 VP_0 VP_0 VP_0 E VP_0 VP_0 J VP_0 F VP_0 L VP_00 N VP_0 K VP_0 P VP_0 VP_0 VP_0 VP_0 VP_0 VP_0 E VP_0 F VP_00 F VP_0 VP_0 H VP_0 H VP_0 J VP_0 K VP_0 K VP_0 L VP_0 L VP_0 M VP_00 N VP_0 N VP_0 K0 VP_0 P VP_0 P VP_0 R VP_0 R VP_0 T VP_0 U VP_0 U VP_00 V VP_0 V VP_0 W VP_0 W VP_0 P0 VP_0 V0 VP_0 Y VP_0 VP_0 VP_0 VP_00 VP_0 VP_0 VP_0 VP_0 0 VP_0 E VP_0 E VP_0 F VP_0 F VP_0 VP_00 VP_0 H VP_0 J VP_0 J VP_0 F0 VP_0 K VP_0 K VP_0 L VP_0 L VP_0 N VP_0 N VP_ P VP_ R VP_ R VP_ K0 VP_ P0 VP_ U VP_ U VP_ L VP_ L VP_0 N VP_ N VP_ R VP_ R VP_ U VP_ U VP_ W VP_ W VP_ VP_ VP_0 VP_ VP_ E VP_ E VP_ VP_ VP_ J VP_ J VP_ L VP_ L VP_0 N VP_ N VP_ R VP_ R VP_ VP_ VP_0 VP_0 J VP_0 F.U--0Y-Z.U--0Y-Z 0U-.-0R-K 0U-.-0R-K.U-0V-0R-K.U-0V-0R-K 0.U--0Y-Z 0.U--0Y-Z.U-0-0R-K.U-0-0R-K.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U-0-0R-K.U-0-0R-K 0U-.-0R-K 0U-.-0R-K U-0-0X-K U-0-0X-K 0U-.-0R-K 0U-.-0R-K R R U--0Y-Z.U--0Y-Z.U-0-0R-K.U-0-0R-K.U-0-0R-K.U-0-0R-K.U--0Y-Z.U--0Y-Z 0.U--0Y-Z 0.U--0Y-Z

7 H_# H_INV# H_TP#0 H_TP# H_TP# H_TP# H_# H_WIN H_ROMP H_TN#0 H_# H_# H_# H_# H_# H_TN# H_# H_# H_# H_# H_#0 H_# H_# H_ROMP H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_VREF H_VREF H_# H_# H_# H_# H_# H_# H_# H_REQ#0 H_REQ# H_REQ# H_REQ# H_REQ# H_# H_#0 H_# H_# H_# H_# H_WIN H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_INV# H_TN# H_# H_TN# H_# H_# H_# H_# H_# H_# H_# H_# H_INV#0 H_R#0 H_R# H_R# H_#0 H_INV# H_PURT# H_PULP# H_TN#[:0] H_INV#[:0] H_T# H_# H_T#0 H_#[:0] H_#[:] H_TP#[:0] H_REQ#[:0] H_R#[:0] H_PRI# H_NR# H_REQ#0 H_EFER# H_Y# LK_MH_LK# LK_MH_LK H_RY# H_PWR# H_HIT# H_HITM# H_LOK# H_TRY# +.0V +.0V ize ocument Number Rev ate: heet of N HOT/ / ustom Thursday, ecember 0, 00 0 IIx ize ocument Number Rev ate: heet of N HOT/ / ustom Thursday, ecember 0, 00 0 IIx ize ocument Number Rev ate: heet of N HOT/ / ustom Thursday, ecember 0, 00 0 IIx 0mil/0mil W/ losed to N within 00mil 0mil/0mil W/ Reference Voltage for ROMP HOT U 0 HOT U 0 H_#_0 J H_#_ H_#_ H_#_ H_#_ K H_#_ F H_#_ H_#_ H_#_ H_#_ J H_#_0 J H_#_ H_#_ H_#_ H_#_ J H_#_ L H_#_ L H_#_ H_#_ 0 H_#_ K H_#_ L H_#_0 F H_#_ K0 H_#_ H_#_ H_#_ H_#_ F H_#_ H_#_ H_# F0 H_T#_0 H_T#_ H_NR# H_PRI# H_REQ# HPLL_LK# J H_PURT# J HPLL_LK H0 H_#_0 J H_REQ#_ H_REQ#_ H_#_ H H_#_0 M H_#_0 P0 H_#_0 W H_#_0 H_#_0 H_#_0 F H_#_ L H_#_ M0 H_Y# H_#_ N H_#_ L H_#_ K H_#_ M H_#_ K H_#_ P H_#_ W H_#_ V H_#_ V H_#_ L H_#_ W H_#_ N H_#_ P H_#_ U H_#_ V H_#_ U H_#_ W H_#_ V0 H_#_ U H_#_ J H_#_ U H_#_ H_#_ H_#_ Y H_#_ Y0 H_#_ H_#_ H_#_ 0 H_#_ H_#_ H H_#_ H_#_ H_#_ H_#_ Y H_#_ 0 H_#_ H_#_ H_#_ H_#_ E H_#_ H_#_ H_#_ E H_#_ H_#_ H_#_ E H_#_ K H_#_ F H_#_ J H_#_ H H_#_ K0 H_#_ H H_#_ J H_#_ E H_#_ K H_EFER# E H_INV#_0 L H_INV#_ N H_INV#_ H_INV#_ H_PWR# H_RY# H H_TN#_0 K H_TN#_ N H_TN#_ H_TN#_ F H_TP#_0 L H_TP#_ M H_TP#_ Y H_TP#_ F H_VREF L H_VREF K H_TRY# H_HIT# H_HITM# F H_LOK# H_REQ#_0 J H_REQ#_ L H_REQ#_ H_#_ F0 H_#_ F H_#_ 0 H_#_ H_WIN H_PULP# H_ROMP H_R#_0 F H_R#_ F H_R#_ NTF UJ 0 NTF UJ 0 _ N _00 _0 E _0 _0 Y _0 E _0 _0 _0 N _0 L _0 _ E _ N _ Y _ W _ H _0 _ Y _ N E _ M _ E 0 _ Y _ M _ E N _ H _ L Y _0 M _ E N E _ Y _ W _ N _0 H Y _ L _0 H E _ M _ R N L _NTF_ J _NTF_ H _NTF NTF NTF_ T _NTF_ R _NTF_ T _NTF_ R _NTF_ U _NTF_0 R _NTF_ T _NTF_ R _NTF_ T _NTF_ R _NTF_ T L L _ U W _0 _ L _ N _ N _ N0 _ N Y _ U _0 H _ Y R _ J _ W _0 U _NTF_ R _NTF_ N _NTF_ J _NTF NTF_0 Y _NTF_ T _NTF_ R _NTF_ N H _ E _ U _ E W _0 R _ L _ W _ N _ J _ N _0 N0 _ N _ M _ 0 _ H0 M _ E _ V _ P _ M _ K 0 V _ P _ H _ E _ 0 _ Y0 _ P0 _ H0 _0 L E Y _ V _ T _ P _00 M _0 K W _ U _ N _0 L _ J 0 H _0 F _0 _0 _0 Y _0 V _0 P _0 M _0 K _ H _ J _ E _ F _ W _ U _ R _0 N _ L _ J E L _ 0 _ N R 0-0 R 0-0 R --0 R --0 R.--0 R.--0 R K--0 R K--0 R R UI 0 UI 0 N _ U _ N _ J _ E U _ N 0 _ J _ E U _ N _ J K _0 W _ U _ R _ N _ L _ J E _0 W _ U _ R _ N _ L _ J _0 K0 _ M0 _ K0 E Y _ V _0 T _ P _ M _ K _ H _ F _ Y _ V _0 T _ P _ M _ K _ H _ L E _0 _ Y _ M _ K _ H E _ W _0 R _ N _ E _ V _ K _ H _ R _00 _0 _0 _0 H _0 _0 Y _0 U _0 M _0 L _0 _0 E R _ M _ E _ 0 _ U0 _ R0 _ N0 _ W0 _0 U0 _ T0 _ R0 _ K0 _ H0 _ L _ E 0 U _ H U _ M _ E W _0 H _ L Y _ U _ L E Y _0 M _ E _ U _ N _ H _ L Y _0 E U _ N _ Y _ F 0 K _ H _ L Y _ R _ W _ E 0 _ N _ E _ N0 _ N _ M _ W _ H _ J _ Y _ E _ H0 _ J _0 _ M _ Y _ W _ H _ F _ N _0 J _ M _ F N _ M _ H _ J _ Y _ U R K--0 R K--0.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z

8 PMYN#,, H_PRTP# PM_EXTT#[0] PM_EXTT#[] ELY_VR_PWROO,,,0, PLT_RT#, +.V R R R PM_PRLPVR IH_THRMTRIP# 0N-V-0X-K R 0K-0 R 0K-0 R 0K-0 R LV_EI_LK LV_EI_T PM_EXTT#[0] PM_EXTT#[] L_TRL_LK L_TRL_T MH_LK_REQ# L_L_EN P_TRLLK MH_EL0 MH_EL MH_EL ELY_VR_PWROO MH_F MH_F MH_F MH_F MH_F0 MH_F MH_F MH_F MH_F MH_F0 PM_EXTT#[0] PM_EXTT#[] ELY_VR_PWROO R 00-0 RTIN# IH_THRMTRIP# olse to N.U--0Y-Z J L J L N M0 K0 L F N P T N 0 J W 0 E F0 F K J L L F J K L L K K J F J L Y K K E H K K L L L L L L K K H E U RV RV RV RV RV RV RV RV RV RV0 RV RV RV RV RV RV RV0 RV RV RV RV F_0 F_ F_ F_ F_ F_ F_ F_ F_ F_ F_0 F_ F_ F_ F_ F_ F_ F_ F_ F_ F_0 PM_YN# PM_PRTP# PM_EXT_T#_0 PM_EXT_T#_ PWROK RTIN# THERMTRIP# PRLPVR N_ N_ N_ N_ N_ N_ N_ N_ N_ N_0 N_ N_ N_ N_ N_ N_ N_ N_ N_ N_0 N_ N_ RV F PM N H MI ME RPHI VI MI LK R LK/ ONTROL/OMPENTION _K_0 _K K_0 _K K#_0 _K# K#_0 _K# KE_0 _KE KE_0 _KE #_0 _# #_0 _# OT_0 _OT OT_0 _OT_ M_ROMP M_ROMP# M_ROMP_VOH M_ROMP_VOL M_VREF M_PWROK M_REXT M_RMRT# PLL_REF_LK PLL_REF_LK# PLL_REF_LK PLL_REF_LK# PE_LK PE_LK# MI_RXN_0 MI_RXN_ MI_RXN_ MI_RXN_ MI_RXP_0 MI_RXP_ MI_RXP_ MI_RXP_ MI_TXN_0 MI_TXN_ MI_TXN_ MI_TXN_ MI_TXP_0 MI_TXP_ MI_TXP_ MI_TXP_ FX_VI_0 FX_VI_ FX_VI_ FX_VI_ FX_VI_ FX_VR_EN L_LK L_T L_PWROK L_RT# L_VREF P_TRLLK P_TRLT VO_TRLLK VO_TRLT LKREQ# IH_YN# TTN# H_LK H_RT# H_I H_O H_YN E E K K E J J E L K K L Y H0 0 0 R P0 L H L K0 H L J J F0 H0 J F F K K W0 L L F F K 0 0 M_ROMPP M_ROMPN M_ROMP_VOH M_ROMP_VOL M_VREF_MH R_PWROK LK_N_PLL LK_N_PLL# MH0 LK_N_PE LK_N_PE# MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP L_VREF P_TRLLK P_TRLT N_VI_LK VTP N_VI_T VTP LK_REQ#_R R 0-0 ME_TTN MH0 R M_K0 M_K M_K0 M_K M_K#0 M_K# M_K#0 M_K# M_KE0 M_KE M_KE0 M_KE M_#0 M_# M_#0 M_# M_OT0 M_OT M_OT0 M_OT R --0 R_RMRT#, LK_N_PLL LK_N_PLL# LK_N_PE LK_N_PE# MI_RXN[:0] MI_RXP[:0] MI_TXN[:0] MI_TXP[:0] L_LK0 L_T0 L_PWROK +.0V MH0, PM_LP_# MH_LK_REQ# MH_YN# LK_REQ:sserted to control the raw PI-E clock U M_ROMPP +.V +.V F PI Express raphics Lane MH_F R 0-0 NH0KR R = MIX F ONTROL.U--0Y-Z F R0 0K--0 =MI X M no support R 0-0 R R0.K--0 N_RT_ N_RT_ N_RT_R M_ROMPN F0 R_PWROK +.V F II MOIFY R +.V L_L_EN VR 0-0 VR 0-0 R 0-0 R 0-0 R L_TRL_LK L_TRL_T LV_EI_LK LV_EI_T L_V_EN R II MOIFY L_VREF.K--0 R 0-0 R 0-0 R 0-0.0K--0 RT LK RT T HYN VYN 0.U--0Y-Z K L J L F0 H P K F F F0 0 F 0 J E F J F0 E J +.0V U R0 K--0 R --0 L_KLT_TRL L_KLT_EN L_TRL_LK L_TRL_T L LK L T L_V_EN LV_I LV_V LV_VREFH LV_VREFL LV_LK# LV_LK LV_LK# LV_LK LV_T#_0 LV_T#_ LV_T#_ LV_T#_ LV_T_0 LV_T_ LV_T_ LV_T_ LV_T#_0 LV_T#_ LV_T#_ LV_T#_ LV_T_0 LV_T_ LV_T_ LV_T_ TV_ TV_ TV_ TV_RTN TV_ONEL_0 TV_ONEL_ RT_LUE RT_REEN RT_RE RT_IRTN RT LK RT T RT_HYN RT_TVO_IREF RT_VYN 0 +.V LV TV M_VREF_MH.U--0Y-Z PI-EXPRE RPHI V +.V R K--0 R K--0 PE_OMPI PE_OMPO PE_RX#_0 PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_0 PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX_0 PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_0 PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_TX#_0 PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_0 PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX_0 PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_0 PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ U T K H0 M N P V Y0 V W E F E F J J M M0 P U V V0 0 F L F P H L T R U T Y W Y F J F N H L R R T0 T W W Y 0 E PE_OMP M_ROMP_VOH M_ROMP_VOL R.--0.U-.-0R-K.U-.-0R-K 0N-V-0X-K 0N-V-0X-K +.V +.0V R K-0.-0 R.0K-0.-0 R K R R 000 MH_EL[0..] 00 0 F 00 F MH_F MH_F MH_F0 H L efault F MI MOE MI X MI X H R MH_F MH_F MH_F0 MH_F MH_F MH_F F ITPM ILE ENLE F F ME rypto trap ENLE ILE PIE raphics Lane Normal Reverse H H F0 PIE Loopback ILE ENLE H F F LLZ XOR ILE LLZ ILE XOR H H MH_F F F F0 F OT ENLE ILE MI Lane Reversal Reverse Normal igital isplay ual ingle Port with PIE H L L Enable itpm R0.K--0 IIx ize ocument Number Rev ustom 0 N R U /LV / PIE / ate: Tuesday, ecember, 00 heet of

9 M_Q M_Q M_Q M_Q M_Q M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q0 M_Q M_Q M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q0 M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q0 M_Q M_M M_M M_Q M_ M_ M_Q#0 M_ M_ M_0 M_Q# M_ M_ M_Q# M_Q0 M_Q# M_Q M_0 M_Q M_0 M_M0 M_ M_ M_ M_Q M_Q# M_ M_Q M_Q# M_Q M_M M_M M_M M_ M_M M_Q# M_M M_Q M_ M_ M_Q# M_ M_ M_Q M_Q M_Q M_Q M_Q M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q0 M_Q M_Q M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q0 M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q0 M_Q M_M M_M M_Q M_ M_ M_Q#0 M_ M_ M_0 M_Q# M_ M_Q# M_Q0 M_Q# M_Q M_Q M_0 M_M0 M_ M_ M_ M_Q M_Q# M_ M_Q M_Q# M_Q M_M M_M M_M M_ M_M M_Q# M_M M_Q M_ M_ M_Q# M_ M_ M_0 M_ M_Q[:0] M_Q#[:0] M_Q[:0] M_[:0] M_[:0] M_M[:0] M_R# M_WE# M_# M_Q[:0] M_Q#[:0] M_Q[:0] M_[:0] M_M[:0] M_R# M_WE# M_# M_[:0] ize ocument Number Rev ate: heet of N R INTERFE/ / ustom Thursday, ecember 0, 00 0 IIx ize ocument Number Rev ate: heet of N R INTERFE/ / ustom Thursday, ecember 0, 00 0 IIx ize ocument Number Rev ate: heet of N R INTERFE/ / ustom Thursday, ecember 0, 00 0 IIx R YTEM MEMORY U 0 R YTEM MEMORY U 0 _Q_0 P _Q_ U _Q_0 W _Q Q Q_ V _Q Q_ Y0 _Q_ F _Q Q_ F0 _Q_ F _Q_ T _Q_0 _Q_ E _Q Q_ E _Q_ F _Q Q_ F _Q_ F0 _Q_ 0 _Q_ E _Q_ U _Q_0 F _Q_ E _Q Q_ E _Q_ E _Q_ F _Q Q Q_ E _Q_ F _Q_ R _Q_0 F0 _Q Q_ F _Q Q Q Q Q_ F _Q_ V _Q Q_ N _Q_0 W _Q_ Y _Q_ T0 _Q_ W _Q_ U _Q_ W _Q_ R _Q_ T _Q_ P _Q_ L _Q_ V0 _Q_0 R _Q_ T _Q_ M _Q_ U _Q_ P0 _Q_ W _Q_ 0 0 J J _# K0 _M_0 _M_ F _M_ E _M M_ H _M_ J _M M_ H _M M_ F _M_0 _M M_ H _M_ H _M_ E _Q_0 R _Q Q_ E _Q Q Q_ 0 _Q Q_ N _Q#_0 R _Q#_ W _Q# Q# Q# Q# Q# Q#_ N _M_0 T0 _M_ 0 _M M_ E _M M_ E _M_ V0 _M_ R _R# H _WE# L R YTEM MEMORY UE 0 R YTEM MEMORY UE 0 _Q_0 P _Q_ M _Q_0 _Q Q_ V _Q_ W _Q Q Q_ F _Q_ E _Q_ H _Q_ K _Q_ R _Q_0 E _Q_ H _Q_ K _Q_ J _Q_ L _Q_ J _Q_ L _Q_ H _Q_ H _Q_ K _Q_ V _Q_0 K0 _Q_ J _Q_ K0 _Q_ H0 _Q_ K _Q_ H _Q_ J _Q_ L _Q Q_ J _Q_ M _Q_0 _Q_ F _Q Q Q_ E _Q_ F _Q Q_ Y _Q Q_ P _Q_ N _Q_0 U _Q_ T _Q_ T _Q_ V _Q_ U _Q_ R _Q_ N _Q_ P _Q_ L _Q_ J _Q_ T _Q_0 K _Q_ M _Q_ H _Q_ K _Q_ U _Q_ W _Q_ Y 0 J K K _# H _M_0 P _M_ Y _M_ J _M_ J _M_ H _M M_ Y _M_ J _Q_0 R _Q Q_ H0 _Q_ K _Q_ H _Q Q_ V _Q_ M _Q#_0 T _Q# Q#_ J _Q#_ H _Q#_ K _Q# Q#_ W _Q#_ N _M_0 J _M_ J _M_0 H _M_ K _M_ H _M_ J _M_ H _M M_ F _M_ H _M_ F _M_ K _M_ J _M_ H0 _M_ L _R# E _WE# K

10 MT0 +.0V +.0V U-.-0R-K +.V +.V MH_V_PLL MH_V_PLL MH_V_HPLL MH_RT R 0-0 R 0-0 m m.m.m m.m J L M J L F0 E UH V_RT_ V V_PLL V_PLL V_HPLL V_MPLL RT PLL VTT VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VTT_ V_TV_ R T R T0 R T R T R T R T R K0 m R 0U-.-0R-K 0U-.-0R-K MT0 MT V +.0V +.0V.U-0-0R-K +.0V +.0V +.0V +.V +.V +.V 0-0.U-0-0R-K.U-0V-0R-K R.U-0V-0R-K R U-0-0X-K U-0-0X-K MH_V_M.U-0-0R-K R 0-0.U-0V-0R-K MH_V_M_K MH_V_HPLL MH_PE_HPLL MH_V_LV.U-0V-0R-K.U-0V-0R-K 0.U-0-0R-K.U-0-0R-K.U-0V-0R-K MH_V_LV.m MH_V_PE_ u MH_V_PE_PLL 0m 0m.U-0V-0R-K.U-0V-0R-K m.m 0m 0.m U U V J W U W U U W0 U W U W U T R U T R W T R T R T R T R T R U U U U T R T R T R T R H E M L V_LV V_LV _LV V_PE_ V_PE_PLL V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_0 V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_ V_M_NTF_ V_M_NTF_ V_M_NTF_ V_M_NTF_ V_M_NTF_ V_M_NTF_ V_M_NTF_ V_M_NTF_ V_M_NTF_ V_M_NTF_0 V_HPLL V_PE_PLL V_LV_ V_LV_ LV PE POWER M V_M_K_ V_M_K_ V_M_K_ V_M_K_ V_M_K_NTF_ V_M_K_NTF_ V_M_K_NTF_ V_M_K_NTF_ V_M_K_NTF_ V_M_K_NTF_ V_M_K_NTF_ V_M_K_NTF_ LV TV H TV/RT XF M K MI HV PE V_TV V_M_K_ V_M_K_ V_M_K_ V_M_K_ VTTLF V_H V_Q V_XF_ V_XF_ V_XF_ V_TX_LV V_HV_ V_HV_ V_PE_ V_PE_ V_PE_ V_PE_ V_MI_ V_MI_ V_MI_ VTTLF VTTLF VTTLF N N M N M K L J K T Y M N L K Y P 0m 0.m m.m m.m 0.m m m MH_VTTLF MH_VTTLF MH_VTTLF U-0V-0R-K R 0-0 R 0-0.U-0V-0R-K.U-0V-0R-K 0.U-0V-0R-K.U-0V-0R-K MH_V_M_K MH_V_HV MH_V_FX 0 U-0-0X-K U-.-0R-K MH_V_TX_LV MH_V_PE U-0-0X-K 0 U-0-0X-K 0 U-.-0R-K +.V.U-0-0R-K.U-0-0R-K U-.-0R-K U-0-0R-K U-.-0R-K.U-0-0R-K 0 +.V 0 U-0-0X-K +.0V +.V.V for 0.U-0-0R-K +.0V +.0V +.V U-0V-0R-K @.U-0V-0R-K 0.U-0V-0R-K.U-0V-0R-K.U-0V-0R-K IIx ize ocument Number Rev N I/O POWER / ustom 0 Monday, ecember, 00 ate: heet of 0

11 FXV +V_M_ +V_M_ +V_M_ MH_V_X_ENE MH X_ENE MH_V_X_ENE MH X_ENE FXV FXV FXV +.0V +.0V +.V +.0V FXV +.V ize ocument Number Rev ate: heet of N POWER / ustom Thursday, ecember 0, 00 0 IIx ize ocument Number Rev ate: heet of N POWER / ustom Thursday, ecember 0, 00 0 IIx ize ocument Number Rev ate: heet of N POWER / ustom Thursday, ecember 0, 00 0 IIx Integrated FX =. External FX =.. N for R losed to I V Vcore JP LOE POWER V M V FX V FX NTF V M LF V FX U 0 POWER V M V FX V FX NTF V M LF V FX U 0 V_M_0 W0 V_M_0 F V_M_0 W V_M_ H0 V_M_ F0 V_M_ 0 V_M_ 0 V_M_ L V_M_ J V_M_ V_M_ E V_M_ V_M_ V_M_ Y V_M_ K V_M_ H V_M_ E V_M_ V_M_ V_M_ L V_M_ J V_M_ V_M_ E V_M_ V_M_ V_M_ Y V_M_ W V_M_ F V_M_ V_X_NTF_ R V_X_NTF_ U V_X_NTF_ T V_X_NTF_ R V_X_NTF_ U V_X_NTF_ U V_X_NTF_ T V_X_NTF_ R V_X_NTF_ U V_X_NTF_0 T V_X_NTF_ T V_X_NTF_ R V_X_NTF_0 U V_X_NTF_ W V_X_NTF_ V_X_NTF_ V_X_NTF_ E V_X_NTF_ V_X_NTF_ H V_X_NTF_ L V_X_NTF_ R V_X_NTF_ U V_X_NTF_ T V_X_NTF_ R V_X_NTF_ W V_X_NTF_0 Y V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ E V_X_NTF_ V_X_NTF_ U V_X_NTF_ H V_X_NTF_ J V_X_NTF_ L V_X_NTF_ M V_X_NTF_ M V_X_ J V_X_NTF_ T V_X_NTF_ R V_X_NTF_ U V_X_NTF_ U V_X_NTF_0 T V_M_ W V_M_ K0 V_X_NTF_ U V_M_ V_X_ V_X_ V_X_ V_X_ Y V_X_ W V_M_LF U V_M_LF F V_M_LF V_M_LF V_M_LF E V_M_LF U V_M_LF L V_X_ V_X_ V_X_ V_X_ V_X_ H V_X_0 V_X_ V_X_ W V_X_ Y V_X_ E V_X_0 V_X_ Y V_X_0 V_X_ E V_X_ H V_X_ Y V_X_ J V_X_ V_X_ V_X_ V_X_0 V_X_ L V_X_ V_X_ V_X_ E V_X_ V_X_ M V_X_ H V_X_ H V_X_ V_X_ V_X_ V_X_ H V_X_ E V_X_ W V_X_ W V_X_ W V_X_0 M V_X_ J V_X_ H V_X_ V_X_ E V_X_ V_X_ V_X_ V_X_0 Y V_X_ W V_X_ L _X_ENE E V_X_ENE V_X_ M V_X_ L V_X_ J V_X_ H V_X_ V_X_ E V_X_ H V_X_ V_X_ V_X_ V_X_ U V_X_ T V_X_ R V_X_0 M V_X_ L V_X_ J V_X_ H V_X_ V_X_ E V_X_ V_X_ Y V_X_ W V_X_ U V_X_0 T V_M_ L V_X_ W V_X_ V_X_NTF_ T U-0-0X-K U-0-0X-K U-0-0R U-0-0R.U-0V-0R-K.U-0V-0R-K U-0-0R U-0-0R 0.U-0-0R-K 0.U-0-0R-K.U-0V-0R-K.U-0V-0R-K R U-0-0X-K 0 U-0-0X-K 0 U-0-0X-K 0 U-0-0X-K.U-0-0R-K.U-0-0R-K.U-0V-0R-K.U-0V-0R-K POWER V NTF V ORE UF 0 POWER V NTF V ORE UF 0 V_NTF_ T V_NTF_0 H V_NTF_ T V_NTF_ Y V_NTF_0 W V_NTF_ U V_NTF_ T V_NTF_ R V_NTF_ T V_NTF_ R V_NTF_ M V_NTF_ L V_NTF_ J V_NTF_ R V_NTF_ V_NTF_ V_NTF_ N V_NTF_0 R V_NTF_ T V_NTF_ R V_NTF_ R V_NTF_ M V_NTF_ L V_NTF_ V_NTF_ E V_NTF_ V_NTF_ U V_NTF_ T V_NTF_ R V_NTF_ U V_NTF_ T V_NTF_ Y V_NTF_ W V_NTF_ U V_NTF_ N V_NTF_ V_NTF_ E V_NTF_ V_ T V_ R V_ N V_ J V_ H V_ V_ V_ Y V_ W V_0 T0 V_ M0 V_ L0 V_ J0 V_ H0 V_ 0 V_ E0 V_ 0 V_ 0 V_ 0 V_0 Y0 V_ N V_ M V_ J V_ H V_ V_ V_ W V_ M V_ L V_0 J V_ H V_ V_ E V_ V_ V_ V_ Y V_ W V_ M V_0 L V_ J V_ H V_ M V_ L V_ J V_0 M V_ L V_ M V_ L V_ M V_ L V_ M V_ L V_ N V_ E V_ V_ V_ H V_ J V_ J U-0-0X-K U-0-0X-K U-0-0X-K U-0-0X-K JP LOE JP LOE.U-0V-0R-K.U-0V-0R-K 0U-0-0Y-Z 0U-0-0Y-Z.U-0V-0R-K.U-0V-0R-K U-0-0X-K U-0-0X-K U-0-0X-K U-0-0X-K 0U-.-0R-K 0U-.-0R-K 0U-.-0R-K 0U-.-0R-K.U-0V-0R-K.U-0V-0R-K U-0-0X-K U-0-0X-K.U-0V-0R-K.U-0V-0R-K U-0-0X-K U-0-0X-K 0.U-0V-0R-K 0.U-0V-0R-K

12 +.V ME0 0 LK REQ From O/P LK_V_IO -QT0RL0H ME0 +.V MH_LK R LK_V_IO QT0RL0H LK_V XTL_OUT XTL_IN Y.--0-YO- R0 0 P-0-0N-J P-0-0N-J e = *L - ( s + i ) L = rystal Load ap = 0P.U-0-0Y-Z 0.U--0Y-Z.U--0Y-Z.U--0Y-Z LK_TPM LK_T_REQ# LK_ebug LK_E_LP LK PI LK_U LK_IH LK_N_PLL LK_N_PLL# V_PI V_I/O V_ V_PLL_I/O V_PLL V_R_I/O_ V_R V_R_I/O_ V_PU V_R_I/O_ V_REF V_PU_I/O PM_TPPU# PU_TOP# PM_TPPU# PM_TPPI# PI_TOP# PM_TPPI# KPWR/P# _LK_PWR XTL_OUT XTL_IN XTL_OUT PU_0 LK_PU_LK XTL_IN PU_0# 0 LK_PU_LK# R -0 LK_MH_LK R --0 LKREQ# PI_0/LKREQ_# PU MH 0 LK_MH_LK# PI PI_/LKREQ_# PU MH# R -0 R -0 PI PI_/TME R_/PU_ITP PI/LK_EL PI_ R_#/PU_ITP# R -0 PIF/ITP_EN PI_/_ELET PIF_/ITP_EN N MH0 R -0 LKEL0 LKEL U_MHz/F_ F_/TET_MOE V_MHZ LLK/M R -0 LKEL LLK#/M_ REF/F_/TET_EL PIO_TK MT0 0 LK_IH_T R_0/OT_ R_/TT R_0#/OT_# R_#/T LK_IH_T# LK_PIE_V R_/LKREQ_# V_PIE_REFLK,0, MLK_E LK_PIE_V# L R_#/LKREQ_# V_PIE_REFLK#,0, MT_E R_ LK_PIE_WIRE_R R_# LK_PIE_WIRE_R# R_ LK_MI_IH R_# LK_MI_IH# R_/LKREQ_F# 0 _PI R_#/LKREQ_E# MH0 LK_N_PE _ R_ LK_N_PE# LK_N_PE _I/O R_# LK_N_PE# _PLL R_0 LK_PIE_LN 0 0 _R_ R_0# LK_PIE_LN# 0 0 _R_ R_/LKREQ_H# MH_LK_REQ# _R_ R_#/LKREQ_# LK_PIE_WIRE_REQ# _PU _REF N OT_ OT_#.U--0Y-Z.U--0Y-Z.U--0Y-Z U.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z For IIx +.V.U--0Y-Z R Reserved FOR EMI.U-0-0Y-Z R 0K-0 R.K-0.K-0 @0P--0N LKREQ# PM_TPPU# PM_TPPI# PI PI LKEL PIF/ITP_EN LK_U i = I internal ap = P s = P e = rystal external ap = P ILPRKLFT ILPRKLFT, LK_EL R0.K-0 LKEL, LK_EL R 0-0 LKEL, LK_EL0 R.K-0 LKEL0 PIF/ITP_EN 0= Pin/ R output. = Pin/ ITP output. 0 = Pin/ LLK & OT_ for internal graphic controller support = Pin/ M & M_ & R_0 for external graphic controller support PI/LK_EL 0 = Overclocking of PU and R llowed = Overclocking of PU and R NOT allowed PI sel [0..] VIH = 0.V VIL = 0.V F F F00 EL EL FL 0 0 EL FL EL0 FL 0 PU MHZ 00 PI MHZ PI-E MHZ 00 R 0K-0 IIx ize ocument Number Rev ustom 0 LOK EN (ILPRKLF) ate: Thursday, ecember 0, 00 heet of

13 +.V 0.U--0Y-Z M_[:0] +.V R_VREF R_VREF U-0-0Y-Z.U--0Y-Z M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_Q[:0], R_RMRT# PM_EXTT#[0], _M_T, _M_LK M_[:0] M_WE# M_# M_R# M_KE0 M_KE M_K0 M_K M_K#0 M_K# M_Q[:0] M_#0 M_# M_M[:0] M_Q#[:0] R_VREF +0.V_R R0 0K-0 R0 0K-0 M_OT0 M_OT 0.U--0Y-Z M_0 M_ M_ M_#0 M_# M_M0 M_M M_M M_M M_M M_M M_M M_M M_WE# M_# M_R# M_KE0 M_KE M_K0 M_K M_K#0 M_K# M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q#0 M_Q# M_Q# M_Q# M_Q# M_Q# M_Q# M_Q# M_OT0 M_OT R_VREF N/TET 0 REET# VREF_ T# N N L # # M0 M M M M M 0 M M WE# # 0 R# KE0 KE 0 K0 0 K 0 K#0 0 K# Q0 Q Q Q Q Q Q Q 0 Q#0 Q# Q# Q# Q# Q# Q# Q# OT0 0 OT 0 0 N 0 N 0 0 0/P 0 0 N/ VREF_Q 0 VTT 0 VTT R-00-TP-REV ON_R-R-0XX-XX_LTK VP V V V V V V V V V V 00 V 0 V 0 V V V V V V N Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q 0 Q0 Q 0 Q Q Q Q Q Q Q Q Q0 0 Q Q Q Q Q 0 Q Q 0 Q Q Q0 Q Q Q Q Q Q 0 Q Q Q Q0 Q Q Q Q Q Q Q Q Q 0 Q0 Q Q Q M_Q M_Q M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q0 IIx ize ocument Number Rev ustom 0 R OIMM_RV ate: unday, ecember, 00 heet of

14 M_ R_VREF M_# M_KE M_K#0 M_K M_K0 M_K# M_WE# M_KE0 M_R# R_VREF M_M M_M M_M M_M0 M_M M_M M_M M_M M_0 M_ M_# M_#0 M_ M_OT0 M_OT M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q# M_Q# M_Q# M_Q#0 M_Q# M_Q# M_Q# M_Q# M_ M_ M_ M_ M_0 M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q0 M_Q M_Q M_Q M_Q0 M_Q M_Q M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q0 M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q M_Q R_TEMP R_RMRT#, M_KE0 M_K# M_# M_R# M_K#0 M_K M_WE# M_K0 M_KE PM_EXTT#[] M_Q[:0] M_[:0] M_#0 _M_LK, _M_T, M_M[:0] M_# M_OT M_OT0 M_Q[:0] M_Q#[:0] M_[:0] +.V +.V +.V +0.V_R +.V +0.V_R +.V +.V R_VREF +.V R_VREF ize ocument Number Rev ate: heet of R OIMM_T ustom unday, ecember, 00 0 IIx ize ocument Number Rev ate: heet of R OIMM_T ustom unday, ecember, 00 0 IIx ize ocument Number Rev ate: heet of R OIMM_T ustom unday, ecember, 00 0 IIx Thermistor PU,N,R MH0 MH0 N-0-0X-K N-0-0X-K.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z R 0--0 R 0--0.U--0Y-Z.U--0Y-Z 0.U--0Y-Z 0.U--0Y-Z R0 0K-0 R0 0K-0 R R U--0Y-Z.U--0Y-Z N-0-0X-K N-0-0X-K 0.U--0Y-Z 0.U--0Y-Z.U--0Y-Z.U--0Y-Z R0 0K-0 R0 0K-0.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z U-0-0Y-Z U-0-0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z U-0-0Y-Z U-0-0Y-Z R0.K--0 R0.K--0 U-0-0Y-Z U-0-0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z 0.U--0Y-Z 0.U--0Y-Z RT NT-ERT-JVR0J RT NT-ERT-JVR0J R R U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z U-0-0Y-Z U-0-0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z N R-00-TP ON_R--0XX-XX_LTK N R-00-TP ON_R--0XX-XX_LTK VP K0 0 K 0 K#0 0 K# 0 T# N N Q Q Q# Q Q Q Q Q Q# Q# Q VREF_ Q#0 0 Q Q0 0 Q Q 0 Q Q Q Q Q Q Q Q0 Q Q Q Q Q 0 Q Q 0 Q Q0 Q Q Q Q Q Q Q 0 Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 0 Q Q Q Q0 Q Q 0 WE# L 0 OT0 OT # R# 0 N/TET 0 Q V V V V 00 V 0 V 0 V 0 M0 Q Q Q 0 0# # M 0 M M M M 0 M M KE0 KE Q Q Q# Q# Q# Q# Q Q Q Q Q Q Q Q VREF_Q V V V V V 0 Q Q0 Q0 0 0 N/ 0/P 0 V V V V V V VTT 0 VTT 0 REET# 0 N 0 N 0.U--0Y-Z.U--0Y-Z.U-0-0Y-Z.U-0-0Y-Z U-0-0Y-Z U-0-0Y-Z.U--0Y-Z.U--0Y-Z.U-0-0Y-Z.U-0-0Y-Z.U--0Y-Z.U--0Y-Z R R U--0Y-Z.U--0Y-Z U-0-0Y-Z U-0-0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U-0-0Y-Z.U-0-0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z.U--0Y-Z

15 +.V +.V_RT ON-WT T MH0 +.V +.V U_T+ R PWROK K-0 H-T-PH H-T-PH R M-0 Q R 0K-0 Z_YN FET-LP0 Q R 0K-0 Z_OUT_IN FET-LP0 PWROK, +.V_RT_R R0 0K--0 R 0K--0,, Z_IT_LK R 0-0 U-0-0Y-Z R -0 T_RXN0 T_RXP0 T_TXN0 T_TXP0 T_RXN T_RXP T_TXN T_TXP TP 0,, H_IT_LK Z_YN Z_RT# Z_TIN0 Z_TIN IH_T_LE# +.V_RT P-0-0N-J Y X-.K-.-0-EP--M +.V +.V P-0-0N-J R -0 Enable Vccus.0 VRM Mode EE_ has internal pull-down. EE_OUT has internal pull-up. 0N-V-0X-K 0N-V-0X-K R 0M--0 INTVRMEN Z_OUT_IN RT_X RT_X R.--0 0N-V-0X-K 0N-V-0X-K R 0K-0 R 0K-0 IH_T0_RXN IH_T0_RXP IH_T0_TXN IH_T0_TXP IH_T_RXN IH_T_RXP IH_T_TXN IH_T_TXP INTVRMEN RT_RT# RT_RT# M_INTRUER# U F RTX RTX RTRT# RTRT# INTRUER# E INTVRMEN LN00_LP LN_LK LN_RTYN LN_RX0 LN_RX LN_RX LN_TX0 LN_TX LN_TX E H_IT_LK H_YN H_RT# H_IN0 E H_IN H_IN H_IN PIO H LN_OMPI H LN_OMPO H_OUT TLE# E T0RXN T0RXP T0TXN T0TXP TRXN TRXP TTXN TTXP M0IUX RT LP LN / LN PU IH H_OK_EN#/PIO H_OK_RT#/PIO T FWH0/L0 FWH/L FWH/L FWH/L FWH/LFRME# LRQ0# LRQ#/PIO 0TE 0M# PRTP# PLP# FERR# PUPWR INNE# INIT# INTR RIN# NMI MI# TPLK# THRMTRIP# TP TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP T_LKN T_LKP TRI# TRI H J K L J H J N E E E E L E E0 LP_0 LP_ LP_ LP PRTP# _PLP# _FERR H_THERMTRIP_R TP For EMI H_FERR# H_PRTP# H_PLP# H_0TE H_RIN# LP_[:0], LP_FRME#, LRQ# H_0TE H_0M# R --0 H_PWR H_INNE# H_INIT# H_INTR H_RIN# H_NMI H_MI# H_TPLK# R.--0 0N-V-0X-K lose to in ". LK_IH_T# LK_IH_T R -0 R0.K-0 R0 0K-0 H_PRTP#,, H_PLP# H_FERR# +.0V R --0 R V +.V +.V PM_THRMTRIP# IIx ize ocument Number Rev ustom 0 IHM RT/T/H/LP / ate: Monday, ecember, 00 heet of

16 PIE LNE PIE ~ Location V PIE X MH +.V PIE PIE LN WLN(Mini ard) RN U PI_TOP#.K-PR-0 PI_REQ#0 PI_ERR# 0 REQ0# PIE_RXN PI E PI_EVEL# NT0# PIE_RXP 0 PI_REQ# PI_FRME# REQ#/PIO0 V_PIE_RXN0 E.U-0V-0R-K NT#/PIO V_PIE_RXP0 PI_REQ# 00.U-0V-0R-K RN REQ#/PIO 0 PIE_RXN PI_TRY#.K-PR-0 NT#/PIO E0 PI_REQ# R PI_IRY# REQ#/PIO PIE_RXP PI_PERR# V_PIE_RXN 0.U-0V-0R-K V_PIE_RXP PI_LOK# 0 0.U-0V-0R-K /E0# PIE_RXN PI_RT# R 0 E E PIE_RXP INT_ERIRQ R /E#.K-0 LK_T_REQ# V_PIE_RXN R /E# 0K-0 0.U-0V-0R-K V_PIE_RXP RN PI_IRY# 0.U-0V-0R-K INT_PIRQH#.K-PR-0 IRY# PIE_RXN INT_PIRQE# PR T PI_RT# PIE_RXP INT_PIRQF# PIRT# PI_EVEL# INT_PIRQ# EVEL# PI_PERR# V_PIE_RXN.U-0V-0R-K PERR# V_PIE_RXP PI_LOK#.U-0V-0R-K RN PLOK# H PI_ERR# 0 PIE_RXN PI_REQ# 0 ERR#.K-PR-0 PI_TOP# 0 PIE_RXP INT_PIRQ# TOP# F PI_TRY#.U-0V-0R-K PI_REQ# TRY# PI_FRME# 0 PIE_TXN E 0 PIE_TXP PI_REQ# FRME# E 0.U-0V-0R-K PLT_RT# PLTRT# PLT_RT#,,,0, PIE_RXN PILK LK PI PIE_RXP RN T.U-0V-0R-K INT_PIRQ# PME# PIE_TXN.K-PR-0 PIE_TXP INT_PIRQ# E.U-0V-0R-K PI_REQ#0 J MT0 INT_PIRQ# 0 H PIE_ couping cap within 0miles PM_LKRUN# R.K-0 Interrupt I/F IO_RE R 0K-0 INT_PIRQ# F INT_PIRQE# INT_PIRQ# PIRQ# PIRQE#/PIO F INT_PIRQF# PM_THROTTIN# R INT_PIRQ# PIRQ# PIRQF#/PIO.K-0 F F INT_PIRQ# Z_PKR R INT_PIRQ# PIRQ# H INT_PIRQH# PI_EN#,_PIO, defaul R 0K-0 MH_YN# PIRQ# PIRQH#/PIO internal PU,PI_EN# is the M R 0K-0 PM_PRLPVR R 00K-0 M0IUX R 0K-0 PMYN# R 0K-0 M L ios / R 0K-0 R 0K-0 +.V R0 0K-0 LP R 0K-0 PM_RI# R 0K-0 R 0K-0 M_LERT# R 0K-0 R 0K-0 PM_Y_RT# R 0K-0 0 PI R 0K-0 MLINK0 R 0K-0 +.V R 0K-0 MLINK R 0K-0 PIE_WKE# R0 0K-0 LOE TO IHM E_EXTMI# IH_MLK R.K-0 IH_MT R.K-0 LINK_LERT# R 0K-0 PM_TLOW# R.K-0 PLT_RT# IH_LP_# R.K-0 IH_LP_# R.K-0 PIE_TXN_IN PIE_TXP_IN PIE_TXN_IN PIE_TXP_IN PIE_TXN_IN PIE_TXP_IN PIE_TXN_IN PIE_TXP_IN PIE_TXN_IN PIE_TXP_IN PIE_TXN_IN PIE_TXP_IN U_O#0 U_O# U_O# U_O# U_O# U_O# U_O# U_O# U_O# U_O# U_O#0 U_O# T T R R P P P P N N M M M M L L K K K K H H J J E E F F P N N P P P M M P R R R E R0.--0 U PERN MI0RXN PERP MI0RXP PETN MI0TXN PETP MI0TXP PERN MIRXN PERP MIRXP PETN MITXN PETP MITXP PERN MIRXN PERP MIRXP PETN MITXN PETP MITXP PERN MIRXN PERP MIRXP PETN MITXN PETP MITXP PERN MI_LKN PERP MI_LKP PETN PETP MI_ZOMP MI_IROMP PERN/LN_RXN PERP/LN_RXP UP0N PETN/LN_TXN UP0P PETP/LN_TXP UPN UPP PI_LK UPN PI_0# UPP PI_#/PIO/LPIOUPN UPP PI_MOI UPN PI_MIO UPP UPN O0#/PIO UPP O#/PIO0 UPN O#/PIO U UPP O#/PIO UPN O#/PIO UPP O#/PIO UPN O#/PIO0 UPP O#/PIO UPN O#/PIO UPP O#/PIO UP0N O0#/PIO UP0P O#/PIO UPN UPP URI URI# M0IUX PI-Express PI irect Media Interface V V U U W W V V Y Y Y Y T T E Y Y W W V V Y Y U U V V MI_TXN0 MI_TXP0 MI_RXN0 MI_RXP0 MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP LK_MI_IH# LK_MI_IH MI_ZOMP U_PN0 0 U_PP0 0 U_PN 0 U_PP 0 U_PN 0 U_PP 0 U_PN U_PP U_PN 0 U_PP 0 U_PN 0 U_PP 0 U_PN 0 U_PP 0 U_PN 0 U_PP 0 U_PN U_PP U_PN 0 U_PP 0 U_PN0 0 U_PP0 0 MT0 +.V R.--0 INT U (N) U Location U 0 EXT U0 U EXT U U EXT U U WEM U ard reader U luetooth U Module U IM ard U Mini ard for Wireless??? U Fingerprint U 0 EXT U(ard reader) MH IH_PIO0 IH_PIO R0.K-0 R.K-0 PM_RMRT# R 0K-0 PWROK R 0K-0 IH_TP +.V +.0V_ON, VORE_LK_EN# IH_MLK IH_MT +.V R R 00K-0 0K-0 _VRMPW Q R 00K-0 FET-MEN00E R R.K-0.K-0 Z0 Q FET-MEN00E Q FET-MEN00E Z0 L_PWROK R PWROK L_PWROK 0-0 PWROK,.U--0Y-Z PM_U_TT# PMYN# PM_TPPI# PM_TPPU# PM_LKRUN#,0 PIE_WKE#, INT_ERIRQ PM_THROTTIN# +.V +.V R 0K-0 +.V _M_LK, _M_T, R 0K-0 R 0K-0 R0 00K-0 E_EXTMI# 0 T_PM# LK_T_REQ# O_ET Z_PKR MH_YN# IH_MLK IH_MT LINK_LERT# MLINK0 MLINK PM_RI# PM_Y_RT# M_LERT# PM_TPPI_IH# PM_TPPU_IH# PM_LKRUN# PIE_WKE# INT_ERIRQ PM_THROTTIN# _VRMPW IO_RE Z_PKR MH_YN# IH_TP E 0 T L 0 M L 0 E E 0 E K E0 M 0 K 0 U MLK T0P/PIO MT TP/PIO LINKLERT#/PIO0/LPIO TP/PIO MLINK0 TP/PIO MLINK LK RI# LK U_TT#/LPP# Y_REET# PMYN#/PIO0 MLERT#/PIO TP_PI#/PIO TP_PU#/PIO LKRUN#/PIO WKE# ERIRQ THRM# VRMPWR TP PIO PIO PIO PIO PIO PIO PIO PIO PIO0 LOK/PIO PIO PIO TLKREQ#/PIO LO/PIO TOUT0/PIO TOUT/PIO PIO PIO/LPIO PKR MH_YN# TP TP TP TP0 M T PIO locks Y PIO Power MT MI PIO ontroller Link ULK LP_# LP_# LP_# _TTE#/PIO PWROK PRLPVR/PIO TLOW# PWRTN# LN_RT# RMRT# K_PWR LPWROK LP_M# L_LK0 L_LK L_T0 L_T L_VREF0 L_VREF L_RT0# L_RT# MEM_LE/PIO PIO0/U_PWR_K PIO/_PREENT WOL_EN/PIO E E0 0 K R 0 E M U U T E F E T0P TP TP TP IH_LP_# IH_LP_# PWROK IH_PRLPVR PM_TLOW# IH_LN_RT# RMRT#_IH L_PWROK L_VREF0_IH IH_PIO0 IH_PIO WOL_EN LK_IH LK_U PM_LP_# PM_LP_# R --0 PWRTN# TP TP T0P TP R0 0-0 PM_RMRT# R L_LK0 L_T0 L_RT0# R 0K-0 _LK_PWR.U--0Y-Z RN PLT_RT# +.V 0K-PR-0 +.V PM_LP_# 0, PM_LP_#, PM_PRLPVR, PM_RMRT# R.K--0 R0 --0 M0IUX IIx ize ocument Number Rev ustom 0 IHM Y/PIO/PIE/U / ate: Monday, ecember, 00 heet of

17 _VUH VL_0 VL V_ +.V_RT _TTPLL VP _V_PU_IO VLN_ VLNPLL VLN.0 _V _V_M _V_OMIPLL _VH VPU VPU VU_ VREF VREF_U V VUPLL VP VU_0 _TEMP +.V +.V +.V_RT +.V +.V +.0V +.V +.V +.V +.0V +.V +.0V +.V +.V +.V +.0V +.V +.V +V +.V +V +.V +.V ize ocument Number Rev ate: heet of IHM POWER / ustom Thursday, ecember 0, 00 0 IIx ize ocument Number Rev ate: heet of IHM POWER / ustom Thursday, ecember 0, 00 0 IIx ize ocument Number Rev ate: heet of IHM POWER / ustom Thursday, ecember 0, 00 0 IIx Integrated VRM enable(ln00lp) Integrated VRM enable(intvmen) m m m m m 0m IH ore Power m Thermistor lose m m m m m m 0m m m modify T_ R 0-0 R U-0V-0R-K 0.U-0V-0R-K.U-0V-0R-K.U-0V-0R-K 0.U-0V-0R-K 0.U-0V-0R-K.U-0V-0R-K.U-0V-0R-K.U-0V-0R-K.U-0V-0R-K R 0-0 R 0-0 R 0-0 R U-0V-0R-K 0.U-0V-0R-K.U-0V-0R-K.U-0V-0R-K R 0-0 R 0-0 R0 0-0 R0 0-0.U-0V-0R-K.U-0V-0R-K U-0-0X-K U-0-0X-K R0 0-0 R0 0-0 R 0-0 R 0-0.U-0V-0R-K.U-0V-0R-K.U-0V-0R-K.U-0V-0R-K.U-0V-0R-K.U-0V-0R-K.U-0-0R-K.U-0-0R-K.U-0V-0R-K.U-0V-0R-K R 0-0 R 0-0.U-0V-0R-K.U-0V-0R-K H-T-PH H-T-PH 0.U-0V-0R-K 0.U-0V-0R-K 0.U-0V-0R-K 0.U-0V-0R-K U-0-0X-K U-0-0X-K.U-0V-0R-K.U-0V-0R-K.U-0-0R-K.U-0-0R-K U-0V-0R-K.U-0V-0R-K R 0-0 R U-0V-0R-K 0.U-0V-0R-K.U-0V-0R-K.U-0V-0R-K 0.U-0V-0R-K 0.U-0V-0R-K.U-0V-0R-K.U-0V-0R-K R0 0-0 R0 0-0.U-0V-0R-K.U-0V-0R-K.U-0V-0R-K.U-0V-0R-K R0 0-0 R0 0-0.U-0V-0R-K.U-0V-0R-K R 0-0 R U-0V-0R-K.U-0V-0R-K 0N-V-0X-K 0N-V-0X-K 0.U-0V-0R-K 0.U-0V-0R-K U-0-0X-K U-0-0X-K 0U-.-0R-K 0U-.-0R-K U-0-0X-K U-0-0X-K H-T-PH H-T-PH U-0-0X-K U-0-0X-K U-0-0X-K U-0-0X-K.U-0V-0R-K.U-0V-0R-K 0.U-0-0R-K 0.U-0-0R-K.U-0V-0R-K.U-0V-0R-K U-0-0X-K U-0-0X-K.U-0-0R-K.U-0-0R-K.U-0-0R-K.U-0-0R-K 0 0U-.-0R-K 0 0U-.-0R-K 0.U-0V-0R-K 0.U-0V-0R-K.U-0V-0R-K.U-0V-0R-K R N-V-0X-K 0N-V-0X-K UE M0IUX UE M0IUX [00] [00] [00] 0 [00] [00] [00] [00] [00] [00] [00] E [0] E [0] E [0] E [0] E [0] E [0] E [0] E [0] E [0] F [00] [0] [0] 0 [0] [0] [0] [0] [0] H0 [0] H [0] H [00] H [0] J [0] J [0] J0 [0] J [0] J [0] J [0] J [0] J [0] J [00] J [0] K [0] K [0] K0 [0] K [0] K [0] K [0] K [0] K [0] K [00] L [0] L [0] L0 [0] L [0] L [0] L [0] L [0] L [0] M [0] M0 [00] M [0] M [0] M [0] M [0] M [0] M [0] N [0] N [0] N [0] N0 [00] N [0] N [0] N [0] N [0] N [0] N [0] N [0] N [0] P [0] P0 [00] P [0] P [0] P [0] P [0] P [0] P [0] R [0] R [0] R [0] R [00] R0 [0] R [0] R [0] R [0] R [0] R [0] R [0] T [0] T0 [00] T [0] T [0] T [0] T [0] T [0] T [0] T [0] U [0] U0 [0] W [0] U [] W [] U [] U [] U [] V [] V [] V [] V [] W [0] W [] W [] W [] W [] W [] W [] W [] W [] W [] Y [0] Y [] [] [] [] [] [] [] [] [] [0] [] [] [] [] [] [] [] [] [] [0] [] [] 0 [] [] [] [] [] [] [] [0] [] E [] E [] E [] E [] E _NTF[0] _NTF[0] _NTF[0] E _NTF[0] E [0] T [] V [] E [] V [] J ORE VP TX RX U ORE PI LN POWER VP_ORE VPU VPU UF M0IUX ORE VP TX RX U ORE PI LN POWER VP_ORE VPU VPU UF M0IUX VREF VREF_U U V [0] J V [0] K V [0] K V [0] L V [0] L V [0] M V [0] M V [0] N V [0] N V [0] P V [] R V [] T V [] T V [] U V [] U V_[0] V VMIPLL P V [0] U V [0] V V [0] W VTPLL W V_[0] E V [0] U V [0] V VUPLL U VLN_0[] VLN_0[] H V_0[0] L V_0[0] L V_0[0] L V_0[0] L V_0[0] L V_0[0] M V_0[0] M V_0[0] N V_0[0] N V_0[0] P V_0[] P V_0[] R V_0[] R V_0[] R V_0[] R V_0[] R VLN_[] VLN_[] H VH VUH V0 V_PU_IO[] V V_PU_IO[] U V_[0] H V_[0] H VRT VU_[0] VU_[0] VU_[0] H VU_[0] J VU_[0] J VU_[0] K VU_[0] K VU_[0] L VU_[0] L VU_[] M VU_[] M VU_[] N VU_[] N VU_[] P VU_[] P VU_0[] T VU_0[] H V [] H V [] V V [] U VU_[0] W V_[0] VLN_[] J VLN_[] H VLN_ K VLNPLL J V_[0] VU_[] H VU_[] V V_MI[] U V_MI[] T VL_0 VL_[] K VL_[] J VL_ H V [0] W V_[0] V V_[0] W V [0] W V [] V [0] V V [0] U V [0] W0 V [] T V [] U 0.U-0V-0R-K 0.U-0V-0R-K.U-0V-0R-K.U-0V-0R-K

18 VU V_PIE_RXP0 V_PIE_RXN0 V_PIE_RXP0 F0 V_PIE_RXN0 E PIE_RX0P PIE_RX0N PIE_TX0P PIE_TX0N H0 V_PIE_TXP0 V_PIE_TXN0 V0 V0.U-0V-0R-K.U-0V-0R-K PIE_RXP PIE_RXN PIE_RXP PIE_RXN V_PIE_RXP V_PIE_RXN V_PIE_RXP E V_PIE_RXN PIE_RXP PIE_RXN PIE_TXP PIE_TXN F V_PIE_TXP V_PIE_TXN V0 V0.U-0V-0R-K.U-0V-0R-K PIE_RXP PIE_RXN PIE_RXP PIE_RXN V_PIE_RXP V_PIE_RXN V_PIE_RXP 0 V_PIE_RXN PIE_RXP PIE_RXN PIE_TXP PIE_TXN F F V_PIE_TXP V_PIE_TXN V V.U-0V-0R-K.U-0V-0R-K PIE_RXP PIE_RXN PIE_RXP PIE_RXN V_PIE_RXP V_PIE_RXN V_PIE_RXP V_PIE_RXN PIE_RXP PIE_RXN PIE_TXP PIE_TXN V_PIE_TXP V_PIE_TXN V V0.U-0V-0R-K.U-0V-0R-K PIE_RXP PIE_RXN PIE_RXP PIE_RXN 0 Y Y0 W W V V0 U U T T0 R R P P0 N PIE_RXP PIE_RXN PIE_RXP PIE_RXN PIE_RXP PIE_RXN PIE_RXP PIE_RXN PIE_RXP PIE_RXN PIE_RXP PIE_RXN PIE_RX0P PIE_RX0N PIE_RXP PIE_RXN PIE_RXP PIE_RXN PI EXPRE INTERFE PIE_TXP PIE_TXN PIE_TXP Y PIE_TXN Y PIE_TXP PIE_TXN PIE_TXP Y PIE_TXN Y PIE_TXP W PIE_TXN W PIE_TXP V PIE_TXN U PIE_TX0P U PIE_TX0N U PIE_TXP T PIE_TXN T PIE_TXP T PIE_TXN T N M PIE_RXP PIE_RXN PIE_TXP PIE_TXN P P M0 L PIE_RXP PIE_RXN PIE_TXP PIE_TXN P P L K0 PIE_RXP PIE_RXN PIE_TXP PIE_TXN M N **** V_PIE_REFLK V_PIE_REFLK# V_PIE_REFLK V_PIE_REFLK# K0 K LOK PIE_REFLKP PIE_REFLKN Park only VR,,,0, 0K-0 PLT_RT# N0 PWROO VR0 0-0 PIE_RT# L PERT PRK-XT-000 LIRTION PIE_LRP PIE_LRN Y VR.K--0 VR K--0.V_.0V_PWR **** MH0 Mx Park VR OP 0K IIx ize ocument Number Rev ustom 0 Park PIE x ate: Monday, ecember, 00 heet of

19 .V_RE VR VR MEM_I0 MEM_I MEM_I MEM_I.V_RE.V_.0V_PWR VR 0K-0 VR 0K-0 VR0 0K-0 VR 0K-0 V 0-0 V 0-0 V 0-0 MEM_I VRM Type and ize 0000 * HTQFR- Hynix 000 M* KWE-H am MEM_I MEM_I MEM_I MEM_I0 0m V U-0-0R W V 0m V U-0-0R 0m V V VR 0-0 U VR U-0-0R U Y VR0 0-0 VU M-/M- TXP_PP E VNTL_0/ VPT_ TXM_PN L VNTL_ / N N VNTL_ / N TX0P_PP E VT_ / VPT_ P TX0M_PN VT_ / VPT_0 0 VT_0 / VPT_ TXP_PP VT_ / VPT_ TXM_PN VT_ / VPT_ VT_ / VPNTL_0 TXP_P0P VT_ / VPT_ TXM_P0N VT_ / VPT_ VT_ VPT_ TXP_PP VT_ / VPT_ TXM_PN VT_ / VPT_ Y VT_ / VPT_ TXP_PP Y VT_0 / VPT_0 TXM_PN P TXP_PP VO TXM_PN TXP_P0P TXM_P0N M-/M- P_PV / VPT_ P_P / N M-/M- VPT_/TXP_PP P_V#/VPT0 VPNTL_/TXM_PN P_V#/VPT VPT_ / TX0P_PP P_V0#/VPT VPT_ / TX0M_PN P_V0#/VPT VPNTL_MV / TXP_PP VPT_ / TXM_PN P_R# / VPLK VPT_ / TXP_P0P P_R# / VPT VPNTL_ / TXM_P0N P_R# / N P_R# / N VR / P_LR P_R#/ VPNTL_MV0 P F F H H K K K M K M J H K L V U W V Y W Y VR 0--0 HMI use V_TM_LK+ 0 V_TM_LK- 0 V_TM0+ 0 V_TM0-0 V_TM+ 0 V_TM- 0 V_TM+ 0 V_TM- 0 **** Location V,V, V V,V, V not use is N For MX- and M- OP OP For Park- 0-0 U-0-0R.V_RE **** Park only +VRUN V 0-0 V 0-0 V 0-0 V 0-0 V 0-0 (.V@0m V) V U-.-0R-K (.V@m VI) V U-.-0R-K (.V@m VQ) (.V@0m VI) V U-0-0R Q V U-0-0R V U-0-0R Q V U-0-0R (.V@0m V) V VI VQ VI V MH0 MH0 V_MOE_E +VRUN +VRUN TI REET IUE.V_RE.V_.0V_PWR VR VR I_LK I_T V 0-0 V 0-0 VR PIO_TM PIO_TK L _T# (.V@m PLL_PV) For Park-: XO_IN and XO_IN can be use as.v LK Input. These poins can be grounded if not in use. PIO_TK +VRUN TET_EN PLL_P (.V@0m PLL_V) (.0V@m PLL_V) V0 U-.-0R-K V0 U-.-0R-K V U-0-0R PLL_P VR V U-0-0R Note: For Mx-/ XO_IN and XO_IN Pins are N, can be gronded VR +VRUN.K-0 +VRUN MH0 VR 0K-0 VR0 TI REET IUE XTLIN XTLOUT TX_PWR_EN TX_EEMPH_EN IF_EN_EN_ PIO_MT PIO_LON PIO PIO PIO Thermal_INT Thermal_Pwrcntl_INT PIO_ROMI PIO_ROM TX_PWR_EN TX_EEMPH_EN IF_EN_EN_ PIO_MT PIO_MLK _T# PIO_LON PIO_ROMO PIO_ROMI PIO0_ROMK PIO PIO PIO Thermal_INT Thermal_Pwrcntl_INT PIO_ROM PIO_TRT PIO_TI PIO_TK PIO_TM PIO_TO PLL_PV PLL_P PLL_P PLL_V LK_UXP T_UXN V_RT_HYN V_RT_VYN ENERI W ENERI ENERI HYN L HYN ENERI W ENERI VYN J VI VYN W ENERI 0 ENERIE_HP VI / N 0 HMI_HP HP I / N V VR --0 VQ.V_RE V / N E0 VR PLE VREF IVIER N P LOE TO I ee note: VR 0-0 VTP ee note: VTP VR0 0-0 VR V_+ V_- V U U0 T0 U U T T T P0 P P N N N Y N M R W0 M P P N N L L L L K F --0.U--0Y-Z R R F E M K T T L I ENERL PURPOE I/O PIO_0 PIO_ PIO_ PIO MT PIO MLK PIO TT PIO_ PIO LON PIO ROMO PIO ROMI PIO_0_ROMK PIO_ PIO_ PIO_ PIO HP PIO PWRNTL_0 PIO IN PIO THERML_INT PIO HP PIO TF PIO_0_PWRNTL_ PIO EN PIO ROM PIO LKREQ JT_TRT JT_TI JT_TK JT_TM JT_TO TETEN VREF M-/M- PLL_PV PLL_P PLL_V XTLIN XTLOUT N#/XO_IN N#/XO_IN PLU MINU PLL/LOK THERML /UX M-/M- HYN VYN V Q VI I VQ / N Q M-/M- R R RET R / N R / N / N / N / N / N / N Y / N OMP / N RET / N LK T UXP UXN LK T UXP UXN LK_UXP T_UXN LK T N/LK_UXP N/T_UXN M K L J H H J E E M K L J K0 L H M0 J E E E E E 0 0 Note: R// gnd can not use Q V VI VR --0 Q Q Q HMI use V LK 0 V T 0 N UX N E JOINTE TOETHER FOR UL /UX FUNTION REFER THE TOOK FOR ETIL LK T VR --0 V_RT_HYN,0 V_RT_VYN,0 Q RT use V_RT LK 0 V_RT T 0 VTP VTP For M- these Pins are N For M-/Park-: these Pins can be use as _ux VR 0--0 VR 0--0 VR 0--0 RT V_RT_RE 0 O NOT INTLL for M- (Use Only for M-/ Park-) V_RT_REEN 0 V_RT_LUE 0 VR -0 PIO_ROMO VR -0 PIO_ROMI VR -0 PIO0_ROMK VR -0 PIO_ROM MHz LOK XTLOUT XTLIN VR VR 0-0 VR +VRUN VR M-0 VR 0K-0 VR0 0-0 VU HOL W V V0.U--0Y-Z VY N XTL N XTL M-0-KT- V0 P-0-0N-J V U-0-0R V P-0-0N-J.V_RE V 0-0 (.V@0m TV) V U-.-0R-K V U-0-0R TV T T R T_FO TV T PRK-XT-000 Note: This is an example circuit for clock divider to supply.v lock input with.v lock Oscillator T IIx ize ocument Number Rev Park I/O / lock ustom 0 Tuesday, ecember, 00 ate: heet of

20 THI PE P need check with layout ****.V_RE Park only V 0-0 NOTE: (.V@0m ) V V U-.-0R-K U-0-0R P_V VU For MX-/, Px_V0 =.V For Park-, Px_V0 =.0V P E/F POWER P / POWER.V_.0V_PWR **** Park only V 0-0 V 0-0 NOTE: (.V@0m ) V U-.-0R-K P_P (.V@0m ) V U-0-0R P_PV Not use this port for P P_V PE_V PE_V0 PE_V 0 H M M M F PE_V# PE_V# PE_V0# PE_V0# PE_R# PE_R# PE_R# PE_R# PE_R# PF_V# PF_V# P_V# P_V# P_V0# P_V0# P_R# P_R# P_R# P_R# P_R# P_V# P_V# E F F F E E H E F P_V P_V0 P_V P_V0 P_V0 Park-:0m@.0V Park-:0m@.0V V00 U-.-0R-K V0 U-0-0R V 0-0 V 0-0 V 0-0 V 0-0 (.V@0m ) P_P (.V@0m ) V 0-0 LV Mode:.V@00m (E/F) V.U-.-0R V0 U-.-0R-K V U-0-0R V U-0-0R V U-0-0R P_PV PE_V PE_PV PF_V0 F F M0 M M VR 0--0 F PE_PV F PE_P PF_PV F0 PF_P PF_V0# PF_V0# P_V0# P_V0# PF_R# P_R# PF_R# P_R# PF_R# P_R# PF_R# P_R# PF_R# P_R# PEF_LR P_LR P PLL POWER PE_PV P_PV PE_P P_P PF_PV P_PV PF_P P_P F P_V0 F F0 H M M VR 0--0 E0 P_PV P_P 0 P_PV P_P PE_V0 PF_V0 Park-: TM/P=0m@.0V : LV=0m@.0V V 0-0 V U-.-0R-K V U-0-0R Park-: TM/P=0m@.0V : LV=0m@.0V V 0-0 V U-.-0R-K V U-0-0R **** Park only PE_P PRK-XT-000 V 0-0(.V@0m ) V V NOTE: U-.-0R-K U-0-0R PF_P PF_PV **** Location For MX- and M- For Park- V,V V OP 0-0 V,V OP U-.-0R-K V,V OP U-0-0R IIx ize ocument Number Rev ustom 0 Park P Power ate: Tuesday, ecember, 00 heet 0 of

L53II0 M/B and Daughter P/N LIST:

L53II0 M/B and Daughter P/N LIST: Model : LII0 P P/N:L00- P P/N:L00- Intel Merom PU + M + IH-M hipset LII0 M/ and aughter P/N LIT: LII0 M/ ffiliated FF/able P/N LIT: P0 INEX P0 YTEM LOK IRM P0 POWER IRM & EQUENE P0 PIO & POWER ONUMPTION

More information

F8V L80V N80V N81 Montevina Block Diagram

F8V L80V N80V N81 Montevina Block Diagram FV L0V N0V N Montevina lock iagram _IN & T ON PE 0 Penryn W & LE PE HMI RT PE PE LV & INV PE INTERNL KEYOR TOUH P PE IR IO PI ROM MI IN HP&PIF OUT OPMP PE Internal MI ON PE PE PE 0 V aughter PE FVa: M

More information

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE ER_P MIN OR 00.. Tuesday, March 0, 00 TE HNE NO. X0 REV EE TE POWER TE RWER EIN HEK REPONILE IZE= VER: FILE NME: XXXX-XXXXXX-XX P/N XXXXXXXXXXXX INVENTE ER_JM OE IZE O.NUMER REV --00-L X0 X0 HEET . chematic

More information

SWITCH BD ASSY R40II1 REV:02 PCB SW BD R40IIx REV *11.50*1.2 6L +*V_AUX +*V +*V_LDO +*V_DDR OFF. AC/DC S4/Moff (Suspend to Disk) OFF OFF OFF

SWITCH BD ASSY R40II1 REV:02 PCB SW BD R40IIx REV *11.50*1.2 6L +*V_AUX +*V +*V_LDO +*V_DDR OFF. AC/DC S4/Moff (Suspend to Disk) OFF OFF OFF Intel Penryn PU + antiga + IHM hipset R0IIx M/ / 0 VER PE 0 0 LK IRM MIELLNEU 0 PI 0 0 PU Penryn of PU Penryn of 0 N antiga of 0 N antiga of 0 N antiga of 0 N antiga of N antiga of N antiga of LK ENERTR

More information

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation Inventec orporation R& ivision oard name : Mother oard chematic Project : Z (anta Rosa) Version : 0. Initial ate : March 0, 00 Inventec orporation F, No., ection, Zhongyang outh Road eitou istrict, Taipei

More information

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_ : PENRYN/NTI/IH9-M/N9M- LOK IRM mall-oard ub-oard R VRM*(MX) RT MI PREMP & INT MI LZI M UIO OR L0 PE mall-oard LV HMI TouchPad PE IO PI ROM PE INTERNL KEYOR PE PE PE PE UIO_MP & INT PK PE PE PE PE nvii

More information

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA lba iscrete TI M-LP gr chematics ufp Mobile Penryn Intel antiga-pm + IHM 00-0- REV : : Nopop omponent M : Pop when antiga is M PM : Pop when antiga is PM /P : OM control if antiga is PM Wistron

More information

T53S Main BD. R1.2 Block Diagram

T53S Main BD. R1.2 Block Diagram T Main. R. lock iagram LV PE Merom PU LV / ULV PE, F F 00/ MHz LOK EN. ILPRLF-T PE FN Thermal sensor PE 0 RT HMI PE PE M Nvidia NP- M PE 0,,,,,, PE udio L PE,, 0 F PI-E X zalia LP restline PM PE 0,,,,,

More information

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Project Code & Schematics Subject:

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date)   Project Code & Schematics Subject: Page of chematics Page 0 chematics Page Index 0 lock iagram 0 Penryn(HOT U) / 0 Penryn(HOT U) / 0 Penryn (Power/nd) / 0 LOK N 0 antiga (HOT) / 0 antiga (MI) / 0 antiga (RPHI) / 0 antiga (RII) / antiga

More information

CPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76

CPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76 0 lock iagram * 0 0 0 0 ystem etting * 0_PU-Merom(HOT) 0_PU-Merom(PWR) U ONN * I ROM * Fv/c 0 * 0 0_RETLINE(HOT) 0 0_RETLINE(MI & F) 0 0_RETLINE(RPHI) 0 0_RETLINE(R) 0 _RETLINE(PWR) _RETLINE(PWR) _RETLINE()

More information

C45/C46 Block Diagram

C45/C46 Block Diagram / lock iagram LK EN I LPR.00.00W Mobile PU Merom /., Project code:.u0.00 Project code:.v00.00 P Number : 0 Revision : - YTEM / TP0 INPUT TOUT OUTPUT V_() V_() YTEM / INPUT TOUT OUTPUT 0V_0(.) V_(.) R /

More information

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25 LT- lock iagram YTEM / TP0 INPUT OUTPUT 0 /MM M/M Pro/x 0 RJ ONN EXT MI LK EN ILPR Thermal ensor/ Fan control MT RII / RII / lot lot Ricoh R ardreader OROM M0/M 0/00M/000M TLE RJ ML0 ONN RELTEK H UIO OE

More information

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset Revision History / ORIINL RELEE Model : MEI Mobile othan with INTEL M / IH-M hipset P INEX P YTEM LOK IRM P POWER IRM & EQUENE P PIO & POWER ONUMPTION P PU anias/othan-/ P PU anias/othan-/ P LOK EN I P

More information

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC.

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC. E YTEM / Project code: TP P0 lock iagram YTEM / Mobile PU PWQI LK EN. ILPRYLFT-P RTMT-0-V-RT HOT U Penryn, /00/0MHz@.0V Line Out odec H udio PI-E/U.0 L IHM New card PIe ports MI In PI/PI RIE M/M Pro/ U.0

More information

F80Q SCHEMATIC Revision 2.00

F80Q SCHEMATIC Revision 2.00 F0Q HMTI Revision.00 P 0 0 0 0 ontent YTM P RF. PU-Penryn() PU-Penryn() PU P, Thermal enor LOK N._ILPRLF N_-0L ()--PU N_-0L ()--R/P N_-0L ()--R bus N_-0L ()--POWR N_-0L ()--POWR N_-0L ()--/trapping R O-IMM_0

More information

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2.

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2. R lock iagram LK EN. / MHz R MI In x I LPR / MHz odec L /MHz ZLI OP MP Q INT.PKR x OK E R PI-E PI-Express U.0 PORT/PORT Repeater/ PIEQX0 ock Port x Jack In x RJ- Ethernet Port x HMI x RT x U.0 x udio In

More information

M630/M640 Main Board.

M630/M640 Main Board. chematics Page Index ( / Revision / hange ate) Page of chematics Page Rev. ate Page 0 chematics Page Index 0 lock iagram 0 Merom(HOT U) / 0 Merom(HOT U) / 0 Merom(Power/nd) / 0 0 LOK N 0 restline (HOT)

More information

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E 0 0 0 0 0 0 0 lock iagram ystem etting * PU-YONH(HOT) PU-YONH(PWR) * N-PM(HOT) * U ONN * I ROM * LE * R Mx x Option PU YONH MEROM W W LOK EN I 0 FJr 0 0 0 N-PM(MI & F) N-PM(RPHI) N-PM(R) N-PM(PWR) 0 &

More information

Z96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE

Z96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE 0_lock iagram 0_ystem etting 0_Merom PU () 0_Merom PU () 0_PU P. 0_PM--PU () 0_PM--R/PE () 0_PM--R U () 0_PM--PWER () 0_PM--PWER () _PM--/TRPPIN () _IHM() _IHM() _IHM() _IHM--PEW/ () _R -IMM0 _R -IMM _R

More information

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU.

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU. M lock iagram RII lot 0 RII lot Power witch RJ ONN Line In INT.PKR Line Out (PIF) RJ INT. MI rray igital HMI (PIF),, Mini ard_ Robson Mic In -T ONN RII hannel RII hannel MP MP MOM -T IL 0/00 ontroller

More information

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Rev M/B P/N:

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Rev M/B P/N: Page 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram Merom(HOT U) / Merom(HOT U) / Merom(Power/nd) / LOK N restline (HOT) / restline (MI) / restline (RPHI) / restline (RII) /

More information

DR1 (Roberts) Schematics Document ufcpga Mobile Penryn Intel Cantiga-GM + ICH9M REV : A00

DR1 (Roberts) Schematics Document ufcpga Mobile Penryn Intel Cantiga-GM + ICH9M REV : A00 R () chematics ocument ufpg Mobile Penryn Intel antiga-gm + IHM 00-0-0 REV : 00 : Nopop omponent Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. over Page

More information

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802.

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802. Y lock iagram INPUT OUTPUT R LK N. IT V / MHz, R / MHz INT.PKR RJ MOM M ard H 0 ROM 0 Mobile PU Yonah eleron M, T PT HOT U 00//MHz alistoga,,, MINI U TXFM Phone lue-tooth OM LPT U x port U P RT PORT PORT

More information

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1 TERE lock iagram PE FN ENR M0RMZ PE, PU T00 xx,xx eries PE PE LK EN 0 HRER RUT F MHz Power n equence PE 0 TP PE PE LV & NV RT MH-M alistoga ML 0:00000 PE,,,,0, M nterface R-MHz ual hannel R PE,, -MM X

More information

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD 0_lock iagram 0_ystem etting 0_PU-YONH(HOT) 0_PU-YONH(PWR) 0_N-M(HOT) 0_N-M(MI & F) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM() _-IHM() _-IHM() _-IHM(PWR) 0_R O-IMM0 _R O-IMM _R TERMINTION

More information

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader YTM / TP0 LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz alistoga, PI xpress x V_ R_VRF_0 TI RT V M Ver.: MP / MP R Ver.:

More information

Thurman UM chematics ocument ufp Mobile Merom Intel restline-m + IHM 00-0- REV : (ELL:X0) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Thurman UM ize ocument Number

More information

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34 MYLL lock iagram a. Line In b. Mic In c. INT Mic d. Line Out e. INT.PKR R II O-IMM R II O-IMM P Layer tackup L: ignal L: V L: ignal L: ignal L: N L: ignal ~ LK N. IT V odec L OP MOM M ard ~ RM U / MHz

More information

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec YTM / MX lock iagram RTMT-.00.0W P TKUP YTM / Max.00.00, TV Out TOP INPUT OUTPUT R LK N. / MHz, R / MHz /MHz Mobile PU Yonah eleron M HOT U 00//MHz@.0V alistoga TL+ PU I/F R Memory I/F INTRT RHPI Project

More information

Beyonce UMA Schematics Document. ufcpga Mobile Merom Intel Crestline-GM + ICH8M REV : -2 (DELL:A00)

Beyonce UMA Schematics Document. ufcpga Mobile Merom Intel Crestline-GM + ICH8M REV : -2 (DELL:A00) eyonce UM chematics ocument ufp Mobile Merom Intel restline-m + IHM 00-0- REV : - (ELL:00) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM ize ocument Number

More information

PART for BOM only 02G GPU NB8M

PART for BOM only 02G GPU NB8M RT_TY P PRT for OM only Function U Partnumber RT TY 000 LOTION Temp Modify 0: elete E,,,, already have in location elete E, No space to add elete,,0,,,,,,, No space to add TT PU NM 00000 Title Revision

More information

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM WJ: YONH/LITO-PM/M LOK IRM PE LOK EN. I0 PE 0 MI PREMP & INT MI PE 0, PE PE PE R VRM* F TV OUT ZLI M PE LV RT ZLI L0 UIO_MP & INT PK PE PE PE nvii M PE,,,0,, PIF JK zalia PIE LP T PE,, PE,,,,0,, Yonah

More information

Pamirs UMA Block Diagram

Pamirs UMA Block Diagram RJ ONN /IO/MM M/M Pro/x LK N ILPRKLFT-P RII / lot 0 RII / Ricoh R ardreader 0/00 NI Marvell 0 lot, Pamirs UM lock iagram RII hannel R II hannel PI LI Intel PU Meron M/M V F: or 00 MHz,, Host U /MHz restline-m/ml

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

Model Name: 8I945AE-AE Revision 1.1

Model Name: 8I945AE-AE Revision 1.1 Model Name: IE-E Revision. HEET TITLE HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET LOK IRM OM & P MOIFY HITORY P_L_ P_L_ P_L_ P_L_,E,F, MH-LKEPORT_HOT MH-LKEPORT_RII MH-LKEPORT_PI E, MI MH-LKEPORT_INT V

More information

2007/7/15. DDR2 x 1. DDR2 x 1 SATA1. 4 x SATA150,300 ports SATA2 SATA3 SATA4 IDE X1. USB2.0 8 ports WIFI. BIOS Flash ROM (SPI)

2007/7/15. DDR2 x 1. DDR2 x 1 SATA1. 4 x SATA150,300 ports SATA2 SATA3 SATA4 IDE X1. USB2.0 8 ports WIFI. BIOS Flash ROM (SPI) PI-EX x lot ch udio PI-EX x lot LN THERO RELTEK L PI lot PI lot V PKPL-VM/I PI-EX x PI-EX x PI-EX x zalia V PI U MHz Intel L Pentium (90/nm).Hz PU Intel MH earlake (North ridge) F 00/0/MHz MI U Intel IH

More information

Canary2 Block Diagram

Canary2 Block Diagram anary lock iagram 0- V_0 0V_0 Line Out R II IN LK N. IT V RJ- RIL PORT, RT HOT U lviso-m MI I/F IH-M PT Port Replicator ( PIN) PRINTR MHz 00MHz ROM 0 P PI U LP U MI LIN IN LIN OUT TV OUT K TM R 00/MHz

More information

INTEL PINETRAIL Platform F10T. Notes: Version : A Drawing by :Wain

INTEL PINETRAIL Platform F10T. Notes: Version : A Drawing by :Wain over sheet LOK_IRM MU_&_IRQ_ROUTIN POWER_ON_EQUENE POWER_lock POWER_UET POWER_EQUENE LOK_EN PU PU N N N N N N R_OIMMO R_TEMINTION L_ON RT IHM IHN IHM IHM U_PORT H MINIR MOEM ON LN RIHO RIHO RU L OE UIO

More information

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM TS: MEROM/-PM/IH-M/NM-SE LOK IRM LOK EN. ISLPRLF-T R VRM*(X) Merom PE ufp FN Thermal sensor F PE PE,, PE FS 00 MHz LVS nvii NM-SE PE RT PE POWER RESTLINE PM PIE * PE ~ R-II SO-IMM R MHz VORE PE 0 SYSTEM

More information

4, 5. SVIDEO/COMP LVDS TPS51100(G2997) ,13. Marvell 88E Mini Card. abgn/bg 23. (100mA) INT.MIC. PCIex1.

4, 5. SVIDEO/COMP LVDS TPS51100(G2997) ,13. Marvell 88E Mini Card. abgn/bg 23. (100mA) INT.MIC. PCIex1. Volvi lock iagram YTM / MX LK N. Merom -00 INPUT OUTPUT T-0 P TKUP eleron M 0 (I LPR0).0 :.MROM.0U TOP V_(). :.MROM.0U, TOUT R / MHz R, /MHz Mobile PU HOT U /MHz@.0V Intel L0 TL+ PU I/F R Memory I/F INTRT

More information

On Board Device: Main Memory: Dual-channel DDR-II * 4 (Max 8GB) Expansion Slots: PCI EXPRESS X16 SLOT *2 PCI EXPRESS X1 SLOT * 1 PCI SLOT * 2

On Board Device: Main Memory: Dual-channel DDR-II * 4 (Max 8GB) Expansion Slots: PCI EXPRESS X16 SLOT *2 PCI EXPRESS X1 SLOT * 1 PCI SLOT * 2 ONTENT over, lock diagram Intel L PU HEET - - TX Version:. NVII R IMM,,, R Terminations NVII R0 NVII MP PI lot & - - - - PU: Intel Pentium edar Mill / Prescott, Pentium mithfield / Presler and onroe /

More information

Mocha-1 Block Diagram

Mocha-1 Block Diagram May.0 Thermal ensor MX I us / M us us witch I 0 -in- lot RJ onn udio odec IOU ard Mus UNUFFR R OIMM Normal ocket 0-PIN R OIMM UNUFFR R OIMM Reverse ocket T H Media ard Reader U U.0 H U.0 H Media lice Finger

More information

Page 0 0 0 0 0 0 0 0 09 0 9 0 9 0 9 0 chematics Page Index ( / Revision / hange ate) of chematics Page chematics Page Index lock iagram R (MI,PE,FI) R (LK,MI,JT) R (R) R (POWER) R (RPHI POWER) R (N) R

More information

Rev. SA SA SA SA SA SA SA SA SA SA. 43 Status LED & LID

Rev. SA SA SA SA SA SA SA SA SA SA. 43 Status LED & LID chematics Page Index ( / Revision / hange ate) Page of chematics Page 0 0 chematics Page Index lock iagram 0 R (MI,PE,FI) 0 R (LK,MI,JT) 0 R (R) 0 R (POWER) 0 R (RPHI POWER) 0 R (N) 09 R (REERVE) 0 PH

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

立成网. 视频教程 LICHENGNB.COM

立成网. 视频教程 LICHENGNB.COM 本图纸版权属原厂家所有 仅在服务该产品使用者时使用 YTM / TP0 Project code: 9.Q0.00 INPUT OUTPUT LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz

More information

G60J Schematics for Calpella Platform Rev. 1.5

G60J Schematics for Calpella Platform Rev. 1.5 YTEM PE REF. 0. lock iagram 0. ystem etting 0. PU()_MI,PE,FI,LK,MI 0. PU()_R 0. PU()_F,RV,N 0. PU()_PWR 0. PU()_XP. R()_O-IMM0. R()_O-IMM. R()_/Q Voltage. VI ontroller 0. PH()_T,IH,RT,LP. PH()_PIE,LK,M,PE.

More information

RP-note4 Block Diagram

RP-note4 Block Diagram H F 0 pril 0 '0 Keyboard Light R Termination,ecap, FN Thermal ensor MX0 TPM(T0) RFI (P0) HP OUT 0 HP OUT Int. MI MI IN Mus MI IN tereo peaker x UNUFFR R OIMM Normal ocket 00-PIN R OIMM UNUFFR R OIMM Normal

More information

STAR (Federer) 0.4 Page Modified: Tuesday, December 29, :50:37

STAR (Federer) 0.4 Page Modified: Tuesday, December 29, :50:37 0 -- OVER HEET 0 -- YTEM LOK RM 0 -- LOK MP 0 -- POWER MP 0 -- POWER EQUENY RM 0 -- POWER EQUENY TMN 0 -- MU MP 0 -- REET NL MP 0 -- alpella (M,PE,F) 0 -- alpella (LK,M,JT) -- alpella (R) -- alpella (POWER/N)

More information

THERMAL EMC2102 CRT 17 LCD HDMI MXM CONN. CardReader JMicro JMB385 LAN. MS/MS Pro/xD /MMC/SD. Giga LAN 88E PWR SW. New card. Mini Card.

THERMAL EMC2102 CRT 17 LCD HDMI MXM CONN. CardReader JMicro JMB385 LAN. MS/MS Pro/xD /MMC/SD. Giga LAN 88E PWR SW. New card. Mini Card. iger lock iagram LK N. I LPRKLFT R IMM /00 MHz INT.MI Line In MI In INT.PKR Line Out (PIF) RJ R IMM /00 MHz odec L V OP MP Q OP MP MOM M ard IO/H Mb /00MHz /00MHz ZLI PI H T O T T Mobile PU HOT U /00/0MHz@.0V

More information

CPU. Diamondville FCBGA437. FSB533/400MHz NORTH LVDS BRIDGE 945GSE RGB. x2 DMI SOUTH BRIDGE LPC ICH7-M. Touch Pad PCIE USB USB_P1/2/3 USB_P4 USB_P7

CPU. Diamondville FCBGA437. FSB533/400MHz NORTH LVDS BRIDGE 945GSE RGB. x2 DMI SOUTH BRIDGE LPC ICH7-M. Touch Pad PCIE USB USB_P1/2/3 USB_P4 USB_P7 0_lock iagram 0_ystem etting 0_Power equence 0_lock en_ilpr 0_iamondville_U 0_iamondville_PWR 0_N-M(HT) 0_N-M(MI) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM(PWR) _-IHM() _-IHM() _-IHM() _R IMM

More information

AG1(Alviso) Block Diagram 2005/11/01

AG1(Alviso) Block Diagram 2005/11/01 (lviso) lock iagram 00//0 LK N. Mobile PU Project ode:.0.00 P:0-0 Line Out R II 00 MHz R II 00 MHz Line In Int. MI In INT.PKR P Layer tackup L: ignal L:V L: ignal L: ignal L: N L: ignal IT V,, odec L OP

More information

A8Jp/Jv/Je/Jn/Fm SCHEMATIC

A8Jp/Jv/Je/Jn/Fm SCHEMATIC Jp/Jv/Je/Jn/Fm HMTI P 0 0 0 0 ontent YTM P RF. Merom PU () Merom PU () PU P/THRML NOR LOK N. alistoga--pu alistoga--pi alistoga--r alistoga--powr alistoga--n alistoga--trap R O-IMM_0 R O-IMM_ R R TRMINTION

More information

Morar Block Diagram 2005/05/28

Morar Block Diagram 2005/05/28 Morar lock iagram 00/0/ LK N. Mobile PU Project ode:.0.00 YTM / TP0, P:00- R II 0 MHz R II 0 MHz IT V,, HOT U Intel 0ML MI I/F 0MHz 00MHz,,,,0 R_VRF V_ R_VRF_ Line In Int. MI In, odec L 0MHz 0MHz LINK

More information

S Note-3 Block Diagram

S Note-3 Block Diagram Jan. ' Keyboard Light Thermal ensor MX99 LM I us / M us TML TRFN LIN OUT Int. MI MI IN RJ ONN Mus UNUFFR On-oard R OIMM x,,,, H 9 -PIN R OIMM UNUFFR R OIMM ocket, OP MP MX9 9 O 9,, Modem/luetooth U U lock

More information

C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP.

C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP. 0 00_00_000 LOK iagram HITORY Power equence LKEN-ILPRLF-T N-_ N-_ N-_ N-_ N-_ 0 L- L- L- L- RII_-IMMs RII_-Termination MXM Interface MXM Power & N NIO_-LV & Inverter NIO_-RT 0 NIO_-VIEO NIO_-HMI onnector

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

FOXCONN Title Index Page

FOXCONN Title Index Page Page 0 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram LOK N (K0) MROM(HOT U) / MROM(HOT U) / MROM(Power/nd) / restline (HOT) / restline (MI) / restline (RPHI) / restline (RII)

More information

Leopard2 Block Diagram

Leopard2 Block Diagram LK N I0 Leopard lock iagram Mobile PU othan V_UX onn PMI Power LOT witch TP0 /M in ard lost PI RU /M/MM/M lviso Host U 00/MHz V TI MP Mini-PI 0.a/b/g RJ ONN RJ ONN 0, 0/00 RTL00 MOM M ard, PI U -LINK,,,,,0,,,

More information

Thurman Discrete VGA nvidia G86 Schematics Document. ufcpga Mobile Merom Intel Crestline-PM + ICH8M REV : -1(DELL:A00)

Thurman Discrete VGA nvidia G86 Schematics Document. ufcpga Mobile Merom Intel Crestline-PM + ICH8M REV : -1(DELL:A00) Thurman iscrete V nvidia chematics ocument ufp Mobile Merom Intel restline-pm + IHM 00--0 REV : -(ELL:00) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Thurman iscrete

More information

U35JC SCHEMATIC Revision 1.0

U35JC SCHEMATIC Revision 1.0 YTEM PE REF. PE ontent lock iagram ystem etting PU()_MI,PE,FI,LK,MI PU()_R PU()_F,RV, PU()_PWR PU()_XP R O-IMM_0 R O-IMM_ R _Q VOLTE 0 PH_IEX()T,IH,RT,LP PH_IEX()_PIE,LK,M,PE PH_IEX()_FI,MI,Y PWR PH_IEX()_P,LV,RT

More information

Merom. Page 3,4 HOST. 667/800MHz NORTH BRIDGE INTEL. Crestline. Page 5 ~ 10. DMI Interface SOUTH BRIDGE INTEL ICH8-M.

Merom. Page 3,4 HOST. 667/800MHz NORTH BRIDGE INTEL. Crestline. Page 5 ~ 10. DMI Interface SOUTH BRIDGE INTEL ICH8-M. MS- VER :.0 0 : LOK IRM 0 : PLTFORM 0 : Merom- (HOST US) 0 : Merom- (POWER/N) 0 : RESTLINE- (HOST US) 0 : RESTLINE- (MI/V) 0 : RESTLINE- (R) LVS 0 : RESTLINE- (POWER-) Page 0 : RESTLINE- (POWER-) 0 : RESTLINE-

More information

P901 CPU CLOCK GEN ICS9LPR G NORTH SODIMM 200P BRIDGE. AZALIA CODEC Realtek ALC269 SOUTH BRIDGE MDC MINICARD. Card Reader Alcor AU6336

P901 CPU CLOCK GEN ICS9LPR G NORTH SODIMM 200P BRIDGE. AZALIA CODEC Realtek ALC269 SOUTH BRIDGE MDC MINICARD. Card Reader Alcor AU6336 0_lock iagram 0_ystem etting 0_Power equence 0_lock en_ilpr 0_iamondville_U 0_iamondville_PWR 0_N-M(HT) 0_N-M(MI) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM(PWR) _-IHM() _-IHM() _-IHM() _R IMM

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

Model Name: 965P-DQ6. Revision 1.01F

Model Name: 965P-DQ6. Revision 1.01F Model Name: P-Q HEET TITLE Revision.0F HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET OM & P MOIFY HITORY LOK IRM POWER MP P_L_ P_L_ P_L_ P_L_ MH-ROWTER_HOT MH-ROWTER_RII MH-ROWTER_PI E, MI MH-ROWTER_T V MH-ROWTER_

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT

More information

P a g e 5 1 of R e p o r t P B 4 / 0 9

P a g e 5 1 of R e p o r t P B 4 / 0 9 P a g e 5 1 of R e p o r t P B 4 / 0 9 J A R T a l s o c o n c l u d e d t h a t a l t h o u g h t h e i n t e n t o f N e l s o n s r e h a b i l i t a t i o n p l a n i s t o e n h a n c e c o n n e

More information

Caramel-1 Block Diagram

Caramel-1 Block Diagram JUL'0 Thermal ensor MX I us / M us us witch I -in- lot RJ onn udio odec IOU ard Mus UNUFFR R OIMM Normal ocket 0-PIN R OIMM UNUFFR R OIMM Reverse ocket T H Media ard Reader U U.0 H U.0 H Media lice luetooth

More information

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s A g la di ou s F. L. 462 E l ec tr on ic D ev el op me nt A i ng er A.W.S. 371 C. A. M. A l ex an de r 236 A d mi ni st ra ti on R. H. (M rs ) A n dr ew s P. V. 326 O p ti ca l Tr an sm is si on A p ps

More information

N61Jv SCHEMATIC Revision 2.0

N61Jv SCHEMATIC Revision 2.0 YTEM PE REF. PE ontent lock iagram ystem etting PU()_MI,PE,FI,LK,MI PU()_R PU()_F,RV, PU()_PWR PU()_XP R OIMM_0 R OIMM_ R _Q VOLTE VI controller 0 PH_IEX()T,IH,RT,LP PH_IEX()_PIE,LK,M,PE PH_IEX()_FI,MI,Y

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

Discrete/UMA Schematics Document Sandy Bridge Intel PCH REV : A00

Discrete/UMA Schematics Document Sandy Bridge Intel PCH REV : A00 iscrete/um chematics ocument andy ridge Intel PH 0-0-0 REV : 00 :None Installed UM:UM ONLY installed N: ONLY FOR N installed. Q:ONLY FOR Q installed. PL: K9 PL circuit for 0mW solution installed. 0mW:

More information

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by: Table of ontents Notes lock iagram FXL000L / MU ircuit Power and attery harger ircuit Rev escription Revisions Original Release Remove signal line U- pin and add additional signal line between J-pin0 and

More information

Project Name : I4xSIx Platform :Penryn(CPU)+SIS M672FX(NB)+SIS 968(SB)

Project Name : I4xSIx Platform :Penryn(CPU)+SIS M672FX(NB)+SIS 968(SB) Project Name : IxIx Platform :Penryn(PU)+I MFX(N)+I () PE ONTENT. INEX. YTEM LOK IRM. POWER IRM & EQUENE.. PIO & Power onsumption PU Penryn /. PU Penryn /. LK_EN & LK_UFFER. MFX HOT / PIE.. MFX RM MFX

More information

Z62Ha CPU. Card Reader TPM 1.2 GIGA LAN NEWCARD DDR2 SO-DIMM1 DDR2 SO-DIMM2 AZALIA CODEC CLOCK GEN MDC CONN. DDR2 32MX16M X4. Touch Pad.

Z62Ha CPU. Card Reader TPM 1.2 GIGA LAN NEWCARD DDR2 SO-DIMM1 DDR2 SO-DIMM2 AZALIA CODEC CLOCK GEN MDC CONN. DDR2 32MX16M X4. Touch Pad. lock iagram R MXM X L RT Internal K Touch Pad ynaptics TI PU M- ebug onnector TPM. INFINEON L PU MEROM ocket-p NORTH RIE I OUTH RIE R single hannel- R single hannel- MUTIOL MHz ITP ONN. LOK EN I LPR00

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

SODIMM_EDP LEPUS MB P/N:6050A STAND OFF:CPU S4501,S4502,S STAND OFF:6052B INVENTEC

SODIMM_EDP LEPUS MB P/N:6050A STAND OFF:CPU S4501,S4502,S STAND OFF:6052B INVENTEC THI RW N PEIFITION,HERE,RE THE PROPERTY OF VENTE ORPORTION N HLL NOT E REPOUE,OPIE,OR UE WHOLE OR PRT THE I FOR THE MNUFTURE OR LE OF ITEM WITH WRITTEN PERMIION,VENTE ORPORTION,00 LL RIHT REERVE. F HF

More information

Kendo-3 Workstation Block Diagram

Kendo-3 Workstation Block Diagram Feb. ' 0 RT Port Thermal ensor M 0 I / M us us witch I M us Keyboard Light.'' WUX+/ WX+ L RT LTION P connector isplay port to ocking UIO OMO Jack ual Link LV T H T O R RT isplay Port isplay Port et ombo

More information

+3.3V PRE_EMPH_0 DIST_GAIN_1 -JTAG_EMU JTAG_TMS -JTAG_TRST JTAG_TCLK JTAG_TDO PA_MUTE JTAG_TDI TCK TRST EMU VDDEXT1 TMS ADSP21375 GND31 GND7 GND32

+3.3V PRE_EMPH_0 DIST_GAIN_1 -JTAG_EMU JTAG_TMS -JTAG_TRST JTAG_TCLK JTAG_TDO PA_MUTE JTAG_TDI TCK TRST EMU VDDEXT1 TMS ADSP21375 GND31 GND7 GND32 REV Eng ate: Revision escription C E F ECN# JT_TI JT_TO JT_TRT JT_TCLK JT_TM JT_EMU P_MUTE PRE_EMPH_0 IT_IN_.V 0 9 9 0 9 9 0 9 90 0.V C 0 9 0 0 0 9 9 0 9 REET 0 C C C0 C C9 HEET INEX ECRIPTION URT_TX R.V

More information

lock enerator I9LR9KLFT X.Mhz RIII 0/ RIII 0/ lot 0 0 lot RII hannel R II hannel P P/N : 9.NI0.00 REVIION : 0- FIx Intel PU rrandale,,..,9,0 MIx PI EXPRE RPHI X X0 Mhz NP- NP-V Nvida 0,.., iscreet/um/px

More information

X51C Main BD. R1.0 BLOCK DIAGRAM

X51C Main BD. R1.0 BLOCK DIAGRAM X Main. R.0 LOK IRM Merom PU LOK EN. ILPRLF-T PE ufp FN + Thermal sensor PE, PE 0 PE LV i0elv F 00 MHz PE TV PE RT im TE R MHz R-II O-IMM X PE,, PE PE 0,,,,,, MI * PIE * Miniard WLN onn. PE New ard onn

More information

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

PTN3356 Evaluation and Applicaiton Board Rev. 0.10 E PTN Evaluation and pplicaiton oard Rev. 0.0 REVISION STORY : ------------------------------------- 0. June 0, 0 - ase on PTN_ONLY_REV.SN 0. July, 0 - OM changes due to long lead time items, LEs 0. July,

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

SCHEMATIC REV. DRAWING NO RELAY CONTROL CHART A A DE N V C L O REVISIONS

SCHEMATIC REV. DRAWING NO RELAY CONTROL CHART A A DE N V C L O REVISIONS THI RWIN I THE PROPERTY OF NLO EVIE IN. IT I NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR UE IN FURNIHIN INFORMTN TO OTHER, OR FOR NY OTHER PURPOE ETRIMENTL TO THE INTERET OF NLO EVIE. THE EQUIPMENT

More information

FP7 (CULV) BLOCK DIAGRAM

FP7 (CULV) BLOCK DIAGRAM FP (ULV) LOK IGRM P STK UP 0 L HI TOP GN IN IN V OT PU SU00 eleron FS /00/0 P (G) 0W PGE,, PU THERML SENSOR PGE LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# LK_PIE_VG,LK_PIE_VG#.MHz LOK GEN RTMN-0-V-GRT PGE RIII-on

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector. R SPIF output Power LO R SPIF input x Flash POR PWM LE x R* Lightning() P x pin Type connector US pin For Lightning & P T QFN RE PLY H Sel T PLY x PM Ext. MU H Sel T RE x S NE OP R* Size ocument

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

10.1" LCD PANEL P28 LVDS. CPU PineView-M VGA. D-Sub P26. 22mm x 22mm P6~P11. DMI x 2 AUDIO CODEC. Tiger Point HDA REALTEK ALC269Q

10.1 LCD PANEL P28 LVDS. CPU PineView-M VGA. D-Sub P26. 22mm x 22mm P6~P11. DMI x 2 AUDIO CODEC. Tiger Point HDA REALTEK ALC269Q M F lock iagram R.0 TI harger QRHR P. Inputs Outputs LOK EN. LRKLFT P RII OIMM P~P RII PU PineView-M LV 0." L PNEL P TOUT _IN T+ ystem / TPRER P. Inputs Outputs mm x mm P~P V -ub P TOUT +VLW +VLW +VLW_LO

More information

T h e C S E T I P r o j e c t

T h e C S E T I P r o j e c t T h e P r o j e c t T H E P R O J E C T T A B L E O F C O N T E N T S A r t i c l e P a g e C o m p r e h e n s i v e A s s es s m e n t o f t h e U F O / E T I P h e n o m e n o n M a y 1 9 9 1 1 E T

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

20-JUNE-14 SCHEMATIC HSC REV. DRAWING NO.

20-JUNE-14 SCHEMATIC HSC REV. DRAWING NO. THI RWING I THE PROPERTY OF NLOG EVIE IN. IT I NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR UE IN FURNIHING INFORMTION TO OTHER, OR FOR NY OTHER PURPOE ETRIMTL TO THE INTERET OF NLOG EVIE. THE EQUIPMT

More information

915A01 Schematic Page Index

915A01 Schematic Page Index Foxconn Precision o. Inc. chematic Page Index Fab. ate: //. Index Page. Topology. Rest Map. lock istribution. Power elivery Map. Power equence. K locken. VR. (, P). VR. (). R POWER. Power.V/.V..V_MH. L

More information

SMUMenlow-Sxx-256M Version A0

SMUMenlow-Sxx-256M Version A0 MUMenlow-xx-M Version 0 TITLE Page over heet 0 MENLOW hipset Fuction lock iagram ystem Power flow PU Part - 0 0 0-0 PU: Z0 hipset: Poulsbo H Part - 0- R Memory R Memory lock en lock en: k0 PU VRM ystem

More information

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N 0 THIS RWG ONORMS TO.S. -T-0-00-0- U/0V +/-% 00N +/-0% 0N +/-0% U/0V +/-% 00N +/-0% 0 0N +/-0% R R 0R % P/0V +/-% K % U S YLLOW U 0 U U S0LV0 MLKTON /R S S R SK LS MULTI U/0V +/-% 00N +/-0% 0N +/-0% LLK+

More information

Am186CC and Am186CH POTS Line Card

Am186CC and Am186CH POTS Line Card RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to

More information