Leopard2 Block Diagram

Size: px
Start display at page:

Download "Leopard2 Block Diagram"

Transcription

1 LK N I0 Leopard lock iagram Mobile PU othan V_UX onn PMI Power LOT witch TP0 /M in ard lost PI RU /M/MM/M lviso Host U 00/MHz V TI MP Mini-PI 0.a/b/g RJ ONN RJ ONN 0, 0/00 RTL00 MOM M ard, PI U -LINK,,,,,0,,, IH-M MI I/F 00MHz P,, RII*, LV Project code:.0.00 P P/N :.0.0 RVIION : 00 - R-RM, HYF- VIO/OMP R RT L TVOUT RT UHTR OR LU THUM U.0 U x U x P I I H V/ -RW YTM / TP0 0 INPUT TOUT OUTPUT V_ YTM / MX INPUT TOUT INPUT TOUT OUTPUT 0V_0 V_V_0 MXIM HRR INPUT TOUT MX OUTPUT T+ V.0 V 00m PU / MX0 V_ OUTPUT V_OR 0.~.V MI IN LIN OUT UHTR OR ' O OP MP 0 ocking omsumer IR K N PI XPR/ U.0 Touch Int. Thermal FlashRom Pad K & Fan Mb (k) <ore esign> LP us LP ebug onn XPRR Power witch TP P LYR L: L: L: L: L: L: L: L: ignal N ignal ignal V ignal N ignal Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. lock iagram ize ocument Number Rev Leopard - ate: Monday, July, 00 heet of

2 IH-M Integrated Pull-up and Pull-down Resistors Z_IT_LK, PRLP#, _IN, _OUT, _, NT[]#/PO[], NT[]#/PO[], LRQ[]/PI[], IH internal 0K pull-ups V_= Voltage soft off( state) V_0=. Voltage power up on system work(0 state) L[:0]#/F[:0]#, LRQ[0], PM#, PWRTN#, TP[] LN_RX[:0] Z_RT#, Z_IN[:0], Z_YN, Z_OUT,Z_ITLK, PRLPVR, PKR U[:0][P,N] [], RQ LN_LK [:0], IOW#, IOR#, RQ, K#, IOR, [:0], #, #, IIRQ IH internal 0K pull-ups IH internal 0K pull-downs approximately ohm IH-M 0 0.V IH internal K pull-downs IH internal.k pull-downs IH internal 00K pull-downs IH-M I Integrated eries Termination Resistors Power name description V_0= Voltage power up on system work(0 state) V_= Voltage suspend to RM( state) V_=. Voltage suspend to RM( state) V_=. Voltage soft off( state) LVR_V=. Voltage power up on system work(0 state) V_=. Voltage suspend to RM( state) V_0=. Voltage power up on system work(0 state) V_OR_0= PU VI Voltage power up on system work(0 state) V_V_0=. Voltage power up on system work(0 state) V_0=. Voltage power up on system work(0 state) V_=. Voltage soft off( state) R_VRF= 0. Voltage power up on system work(0 state) V_V_0=. Voltage power up on system work(0 state) for V VRM_VQ=. Voltage power up on system work(0 state) for VRM 0V_0=.0 Voltage power up on system work(0 state) OR_MH_0=.0 Voltage power up on system work(0 state) for LVIO core power VP_MH_0=.0 Voltage power up on system work(0 state)for LVIO UIO power PI ROUR TL VI IL PI IRQ RQ# / NT# Mini-PI P_INT# RQ0#/NT0# ardbus ontroller TI (RU)P_INT# ()P_INTF# (R RR)P_INT# RQ#/NT# LN P_INT# RQ#/NT# lue Thumb <ore esign> Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. ITP ize ocument Number Rev Leopard - ate: Wednesday, July 0, 00 heet of

3 V_0 L V_PWR_0 ML-00- U0VZY V_0 V_MPWR_0 R R U0VZY V_0 ITP_N L V_LKN_0 ML-00- R Mounting R00(up side),ummyr(down side) 0KR 0U0VZY-U UV UV UV UV UV UV UV --PU_ITP on UV UV V_0 R00 0KR ummyr00(up side),mounting R(down side) --R on V_0, LK_PWR# V_PWR_0 P LK_XOUT LK_XIN V_MPWR_0 V_LKN_0 H/L: 00/MHz U X-M- _L P RN LK_PUT R LK_MH_LK LK_PU 0KR LK_MH_LK# RN0 LK_R LK_PI_NW# RN--U PM_TPPU#, LK_RT LK_PI_NW 0 PU_TOP# RN RN--U RLK LK_PU RLK PULK0 LK_XP_PU# RN LK_PUT LK_XP_PU LK_R RLK PULK 0 LK_MH_PLL# LK_RT RLK_T PULK_ITP/RLK LK_MH_PLL 0 RN--U RLK PULKT0 RN RN--U RLK LK_PUT0 RFLK PULKT LK_PU_LK RN LK_PU0 LK_PU_LK# LK_R RLKT PULKT_ITP/RLKT R0 RF RFLK# LK_PI_IH# RN--U LK_RT RLKT F_ R LK_PI_IH 0R FL/U_MHZ R RF RLKT LK_U LK_PI_NW RLKT_T FL/TT_MO LK_RU R R RN--U R RF PU_L, TP0 TP TP_R LK_RT RLKT LK_R0 LK_PI_NW# TP_RT LK_R RLKT MHZ_/RLK0 RN TP0 TP0 R 0R-0 LK_RT0 RFLK# LK_RF MHZ_T/RLKT0 R0 RF R 0R-0 LK_XP_PU PRQ# RF0 RFLK OT LK_IH RF/FL/TT_L OT_MHZ R0 RF R0 OTT LK_XP_PU# LK_O R LK OTT_MHZ RN--U R0 R R T R R RF RFLK# R0 LK_PU_LK, PU_L0 R RFLK KR R R RF LK_PU_LK#, M_IH R RF, M_IH LK_MH_LK RN R RF LK_R LK_MH_LK# LK_PI_P# LK_RT I0 R RF LK_PI_P 0 X X VTT_PWR#/P 0 N N N N N N N VR VR VR L00_MHZ#/PILK_F PI/R_TOP# ITP_N/PILK_F0 PILK PILK PILK PILK IRF VPI VPI VPU V V VRF RN--U LK_IRF RF R I0 pread RFLK _L RQL PLK_K R RF R R LK_PI RFLK# PLK_PM LK_PI R PM_TPPI# R00 pectrum elect R RF PLK_LN 0 LK_PI R R LK_MH_PLL PLK_MINI ITP_N LK_IHPI R R R RF R0 R 0 pread mount% LK_MH_PLL# R RF LK_PI_P R RF LK_PI_P# R RF LK_PI_IH R RF LK_PI_IH# NR LKN R0 RF V_ LK_PU_LK TP TP LK_PU_LK# TP V_LKN_0 TP R0 0KR F_ close to PU R 0KR <ore esign> RQL F_ F_ F_ PU Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, R M Taipei Hsien, Taiwan, R.O.. UMMY-R 0 0 M M 0 M 0 0 M lock enerator (I0 ) 0 00M ize ocument Number Rev 0 00M Leopard - Reserved +-. ate: Monday, July, 00 heet of X R0 0KR

4 H_#[..] R ROUP R ROUP 0 HLK THRM XTP/ITP INL ONTROL U PZ VP_MH_0 H_# P H_# # # N H_# U H_# # NR# L H_NR# V H_# # PRI# J H_PRI# R H_# # V H_# # FR# L R H_FR# W H_# # R# H RJ H_R# T H_#0 # Y# M H_Y# W H_# 0# Y Place testpoint on H_# # R0# N H_RQ#0 Y H_IRR# with a N H_# # U H_IRR# 0." away H_# # IRR# H_# # INIT# H_INIT# Y H_# # # LOK# J H_LOK# H_T#0 U T#0 H_PURT# H_RQ#[..0] H_RQ#0 RT# H_R#[..0] R H_R#0 H_RQ# RQ0# R0# H H_R# U P H_RQ# RQ# R# K H_#[..0] T H_R# H_RQ# RQ# R# L PZ0 P H_#0 H_# H_RQ# RQ# TR# M H_TR#.00.0 H_# 0# # Y T H_# RQ# VP_MH_0 H_# # # H_# H_HIT# H_# HIT# K H_# # # T F H_# H_HITM# H_# # HITM# K H_# # # U H_# H_# # H_# # # V H_# H_#0 # PM#0 H_# # # R H_# H_# PM# R 0# H_# # # R H_# H_# PM# RJ # 0 V_OR_0 H_# # # R H_#0 H_# # PM# 0 H_# # 0# H_# H_# # PR# 0 XP_PM# H_#0 # # U H_# H_# # PRQ# 0 XP_TK H_# H_# H_# # TK 0# # V XP_TI R H_# # # U H_# H_# # TI XP_TO 0R H_# H_# H_# # TO # # V XP_TM H_# H_# H_# # TM # # Y XP_TRT# H_# # # F H_# H_#0 # TRT# R# # # Y H_TN#0 H_TN# H_# 0# R# TN0# TN# W F # H_TP#0 H_TP# PU_PROHOT# TP0# TP# W H_T# T# PROHOT# H_INV#0 H_INV# THRM INV0# INV# T THRMP H_0M# 0M# THRM THRMN H_# H_# H_FRR# FRR# PM_THRMTRIP-#, H H_# # # H_# H_INN# INN# THRMTRIP# H_# # # H_#0 PM_THRMTRIP-I#, L H_# # 0# H_# H_TPLK# TPLK# ITP_LK LK_XP_PU# M H_#0 # # 0 H_# H_INTR LINT0 ITP_LK0 LK_XP_PU H H_# 0# # H_# H_NMI LINT LK LK_PU_LK# F H_# # # H_# H_MI# MI# LK0 LK_PU_LK PM_THRMTRIP# H_# # # J H_# should connect to H_# # # M H_# IH and lviso H_# # # F J H_# Layout Note: without T-ing H_# # # L H_# omp0, connect with Zo=. ohm, make ( No stub) H_# # # F0 N H_# trace length shorter than 0.". ITP onn. H_# # # M H_#0 omp, connect with Zo= ohm, make PU H_# # 0# H H_# trace length shorter than 0.". H_#0 # # F N H_# H_# 0# # F K H_# # # F H_TN# K TN# TN# H_TN# H_TP# L TP# TP# H_TP# H_INV# J INV# INV# 0 H_INV# TK(PIN ) TP PI# OMP0 VP_MH_0 0R00-P PI# OMP0 P R0 RF OMP R PU_L0_PU OMP P R0 RF OMP, PU_L0 R PU_L_PU L0 OMP R RF OMP, PU_L 0R00-P L OMP R RF R 00RJ MI TK(PIN ) PRTP# H_PRLP# RV PLP# H_PLP# F RV PWR# H_PWR# FO(PIN ) H_PWR VP_MH_0 RV PWROO RV LP# H_PULP#, TLRF TT TLRF0 TT R KRF TT VP_MH_0 Layout Note: TT F R 0." max length. KRF R R H_PURT# KR KR R RF XP_TO L[:0] Freq.(MHz) R RF L H 00 PU_PROHOT# L L R RJ XP_TI XP_TM R 0R <ore esign> R RF XP_TRT# R 0R Wistron orporation XP_TK F,, ec., Hsin Tai Wu Rd., Hsichih, R0 RF Taipei Hsien, Taiwan, R.O.. T RP 0 T RP T RP T RP ll place within " to PU PU ( of ) ize ocument Number Rev Leopard - ate: Monday, July, 00 heet of

5 U PZ V_OR_0 V_OR_0 0 U PZ V0 V 0 V V0 H 0 V V H 0 0 V V J 0 V V J 0 V V K 0 V V U V_V_ V V V 0 V V V 0 0 V V W 0 0 V0 V W V V0 Y V V Y 0 0UVKX 0U0VZY-U V 0 V_V_0 V V0 F 0 TP_V V V TP F TP_V TP F V V N TP_V VP_MH_0 V_V_0 V_0 V V TP0 0 F F V PU_0 F V VP0 0 I max = 0 m R R 0R-0 0 F V_0 V0 VP KRF F V VP U P F V VP F V_V_T V VP R 0R-0 F HN# T 0 V VP F N V VP F IN OUT V VP F0 0 V VP F V VP F -U R V VP0 F KRF 0 V0 VP K U0VZY U0VZY V VP L H V VP L 0 H V VP M H V VP M H 0.u *0 0u * V VP N J F0 VP_MH_0 V VP N 0 J F V VP P J F V VP P J F V VP0 R 0 J F V0 VP R K F V VP T K V VP T K V VP U T K U0VMX- U0VMX- U0VMX- U0VMX- U0VMX- V K U0VMX- U0VMX- U0VMX- U0VMX- V VQ0 P U0VMX- T00UVM-U L V VQ W 0 L V L V VI0 H_VI0 L V VI F H_VI 0 M V0 VI F H_VI M V VI H_VI M V VI H_VI M F V VI H H_VI 0 M F0 V N F V F TP_VN V VN N 0 N F V TP_N V N F N 0 N 0 P R0 R P F RF RF P F P F R F V_OR_0 R F R F 0 R F R F T F Layout Note: 0 T F VN and N lines T should be of equal length. T 0 0 T U Layout Note: U Provide a test point (with U no stub) to connect a 0 U differential probe V between VN and V N at the location 0 V where the two.ohm V resistors terminate the V 0 ohm transmission line. W W W W 0 W Y Y 0 Y Y <ore esign> 0UVMX 0UVMX 0UVMX 0UVMX 0UVMX 0UVMX 0UVMX 0UVMX 0UVMX 0U0VZY-L 0UVMX 0U0VZY-L 0U0VZY-L 0U0VZY-L 0U0VZY-L 0U0VZY-L 0U0VZY-L 0U0VZY-L 0U0VZY-L 0U0VZY-L Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PU ( of ) ize ocument Number Rev Leopard ate: unday, July 0, 00 heet of

6 Trace 0 mil wide with 0 mil spacing H_XROMP H_YROMP R RF R RF VP_MH_0 H_#0 H_# >m H_# H0# H# R R0 H_# H_# H# H# RF RF F H_# H_# H# H# H H_# H_# H# H# VR_ON H_# H_# H# H# 0 F H_# H_XOMP H_YOMP H_# H# H# F H_# Vboot Vvid H_# H# H# H_#0 Vboot H_# H# H0# 0 K H_# Vcc_core >00u H_# H# H# 0 F H_# <0u VP_MH_0 VP_MH_0 H_#0 H# H# 0 J H_# H_# H0# H# J H_# H_# H# H# H H_# H_# H# H# F0 Vccp F H_# H_# H# H# R0 R K H_# H_# H# H# RF RF H H_# H_# H# H# 0 H H_# H_# H# H# Vcc_mch H H_#0 H_XWIN H_YWIN H_# H# H0# K H_# 0~0u H_# H# H# K H_# H_#0 H# H# MH_PWR J H_# R H_# H0# H# R H_# 00RF H_# H# H# F 00RF H H_# H_# H# H# UV UV J H_# H_# H# H# LK_NL# L H_# VP_MH_0 H_# H# H# K H_# H_# H# H# J H_# ~0m H_# H# H# P H_#0 H_# H# H0# VT TO IH L H_# R H_# H# H# F Trace 0 mil wide with 0 mil spacing J 00RF H_#0 H# P H_# H_# H0# H# F L H_T#0 H_# H# HT#0 U H_T# H_# H# HT# V H_VRF H_# H# HVRF J lviso trapping ignals R H_NR# H_# H# HNR# R H_PRI# H_# H# HPRI# and onfiguration RV.NO..0 P H_RQ#0 H_# H# HRQ0# page T RF. NO. H_PURT# H_# H# HPURT# H0 R R 00RF Pin Name trap escription onfiguration H_# H# R U0VKX H_#0 H# U F[:0] F Frequency elect 00 = F H_# H0# R LK_MH_LK# 0 = F00 H_# H# HLKINN T LK_MH_LK others = Reversed H_# H# HLKINP T OR_MH_0 H_# H# R H_Y# H_# H# HY# T H_FR# H_INV#[..0] H_# H# HFR# V H_INV#0 F[:] Reserved H_# H# HINV#0 H U H_INV# H_# H# HINV# K R W H_INV# F MI x elect 0 = MI x H_# H# HINV# T 0R-0 U H_INV# = MI x (efault) H_#0 H# HINV# U V H_PWR# H_# H0# HPWR# W H_PWR# H_R# H_TN#[..0] F Reserved 0 = R H_# H# HR# F W H_TN#0 = R (efault) H_# H# HTN#0 U H_TN# H_# H# HTN# K U H_TN# F PU trap 0 = Reserved H_# H# HTN# R Y H_TN# H_TP#[..0] = othan (efault) H_# H# HTN# V Y H_TP#0 H_# H# HTP#0 V H_TP# F Reserved H_# H# HTP# K Y H_TP# H_# H# HTP# R W H_TP# F PI xpress raphics 0 = Reserve Lanes H_#0 H# HTP# W W Lane Reversal = Normal (efault) H_# H0# HR# F Y H_HIT# H_# H# HHIT# Y H_HITM# F[:0] Reserved H_# H# HHITM# W H# HLOK# H_LOK# H_RQ#[..0] F[:] XOR/LL Z test 00 = Reserved H_XROMP HPRQ# H_RQ#0 straps 0 = XOR mode enabled H_XOMP HXROMP HRQ#0 H_RQ# 0 = ll Z mode enabled H_XWIN HXOMP HRQ# H_RQ# = Normal Operation (efault) H_YROMP HXWIN HRQ# T H_RQ# H_YOMP HYROMP HRQ# L H_RQ# H_R#[..0] F[:] Reversed H_YWIN HYOMP HRQ# P H_R#0 HYWIN HR0# H_R# HR# F F ynamic OT 0 = ynamic OT isabled H_R# HR# = ynamic OT nabled (efault) H_PULP#_MH HPULP# H_PULP#, HTR# R 0R00-P H_TR# F Reversed F MH core V elect 0 =.0V (efault) =.V LVIO-M <ore esign> F PU VTT elect 0 =.0V (efault) =.V Wistron orporation F0 Reversed F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. VORTL VO Present 0 = No VO device present(efault) _T = VO device present VP_MH_0 NOT: ll strap signals are sampled with respect to the leading edge of the lviso MH PWORK In signal. U H_#[..0] H_#[..] HOT LVIO-M:.0MH.0U LVIO-PM:.0MH.0U LVIO-ML:.0MH.0JU VI Power On equencing MH ( of ) ize ocument Number Rev Leopard - ate: Monday, July, 00 heet of

7 lviso will provide VO_TRLLK and TRLT pulldowns on-die MI_TXN[..0] MI_TXN0 F0 V_0 MI_TXN MIRXN0 F0 F U MI_TXN MIRXN F H Intel suggest N ue to votusly VO F MI_TXN MIRXN F F VO_T P_OMP MIRXN F F R KR TP0 TP H F TP0 TP VO_LK VOTRL_T XP_OMPI MI_TXP[..0] MI_TXP0 F F H R RF F VOTRL_LK XP_IOMPO Y MI_TXP MIRXP0 F LK_MH_PLL# F LKN P_RXN[..0] P_RXN0 MI_TXP MIRXP F LK_MH_PLL F LKP XP_RXN0 0 P_RXN MI_TXP MIRXP F F XP_RXN F P_RXN MIRXP F J F TV_ XP_RXN 0 P_RXN MI_RXN[..0] MI_RXN0 F F0 TV_ XP_RXN H P_RXN MI_RXN MITXN0 F0 F TV_ XP_RXN J0 P_RXN MI_RXN MITXN F J F TV_RFT XP_RXN K P_RXN MI_RXN MITXN F F TV_IRTN XP_RXN L0 P_RXN MITXN F H F TV_IRTN XP_RXN M P_RXN MI_RXP[..0] MI_RXP0 F F TV_IRTN XP_RXN N0 Y P_RXN MI_RXP MITXP0 F H F XP_RXN P P_RXN0 MI_RXP MITXP F J F OR_MH_0 XP_RXN0 R0 P_RXN MI_RXP MITXP F H F XP_RXN T Note: P_RXN MITXP F F XP_RXN U0 RT_R, P_RXN F F0 XP_RXN V RT_RN, P_RXN F0 XP_RXN W0 P_RXN M_LK_R0 M RT_LU, are M_K0 RV R 0R-0 LK XP_RXN Y M_LK_R L ground M_K RV R 0R-0 T P_RXP[..0] referenced. P_RXP0 M_K RV J LU XP_RXP0 0 P_RXP M_LK_R J Intel design guide suggest M_K RV LU# XP_RXP P_RXP M_LK_R F M_K RV 0 Ref no.: 0 RN XP_RXP F0 0 P_RXP M_K RV page 0 0 RN# XP_RXP P_RXP RV R XP_RXP H0 P_RXP M_LK_R#0 N M_K0# R# XP_RXP J P_RXP M_LK_R# K R M_K# 0R-0 H VYN XP_RXP K0 0 R P_RXP M_K# 0R-0 HYN XP_RXP L P_RXP M_LK_R# J M_K# J0 Place 0 Ohm termination resistors close to MH RFT XP_RXP M0 P_RXP M_LK_R# F M_K# XP_RXP N 0 P_RXP0 M_K# XP_RXP0 P0 P_RXP XP_RXP R P_RXP, M_K0 P M_K0 XP_RXP T0 P_RXP, M_K M M_K XP_RXP U P_RXP, M_K H M_K M_UY# J PM_MUY# PM_XTT#0 LKLT_RTL XP_RXP V0 P_RXP, M_K K M_K XT_T0# J F PM_XTT# LKLT_N XP_RXP W Note: Intel design guide XT_T# H LTL_LK TXN0 P_TXN0, M_#0 N M_0# THRMTRIP# F PM_THRMTRIP-#, suggest(page 0) TXN P_TXN P_TXN[..0] Layout Note:, M_# M M_# PWROK 0 LTL_T XP_TXN0 PWROK If the LV interface is F 0 UV RT# L_LK XP_TXN F TXN P_TXN Route as short, M_# H M_# RTIN# PLT_RT#,, not implementd, all F UV L_T XP_TXN TXN P_TXN as possible, M_# R 00R M_# F UV signals associated with TXN P_TXN RFLK# M_OOMP0 RF_LKN LV_N XP_TXN H 0 F the interface can be left TXN P_TXN RFLK M_OOMP M_OOMP0 RF_LKP LI XP_TXN J UV F TXN P_TXN M_OOMP RF_LKN LV XP_TXN K UV RFLK# as no connects. F TXN P_TXN RFLK R R RF_LKP LVRFH XP_TXN L 0 UV F LVRFL XP_TXN M UV TXN P_TXN, M_OT0 P 0RF 0RF M_OT0 XP_TXN N 0 UV TXN P_TXN, M_OT L M_OT N P 0 LLKN XP_TXN P UV TXN0 P_TXN0, M_OT M M_OT N N LLKP XP_TXN0 R 0 UV TXN P_TXN, M_OT N0 M_OT N P LLKN XP_TXN T UV TXN UV P_TXN R_VRF_ M_ROMPN N P LLKP XP_TXN U K0 TXN UV P_TXN M_ROMPP MROMPN N P 0 XP_TXN V K TXN P_TXN MROMPP N N UV LTN0 XP_TXN W F TXN P_TXN MVRF0 N UV LTN XP_TXN Y MXLW MVRF N UV LTN TXP0 P_TXP0 MXLWIN N XP_TXP0 TXP P_TXP P_TXP[..0] MYLW MXLWOUT N0 UV XP_TXP F TXP P_TXP MYLWIN N UV LTP0 XP_TXP F U0VMX- F0 TXP P_TXP MYLWOUT LTP XP_TXP 0 UV TXP P_TXP LTP XP_TXP H UV TXP P_TXP XP_TXP J 0 UV TXP P_TXP V_0 LVIO-M LTN0 XP_TXP K 0 UV TXP P_TXP LTN XP_TXP L UV When Low.K Ohm TXP 0 P_TXP LTN XP_TXP M UV TXP UV P_TXP PM_XTT#0 F XP_TXP N TXP0 P_TXP0 R UMMY-R LTP0 XP_TXP0 P UV R 0KR TXP UV P_TXP F LTP XP_TXP R TXP UV P_TXP VP_MH_0 Ref LVIO - Page R0 UMMY-R LTP XP_TXP T TXP UV P_TXP PM_XTT# F XP_TXP U TXP UV P_TXP R UMMY-R XP_TXP V R 0KR TXP UV P_TXP F XP_TXP W UV R KR FOR R F LVIO-M V_ R UMMY-R For othan- F R R R0 R UMMY-R 0KR 0KR KR F V_0 When High K Ohm R UMMY-R R F0 F 0RF R UMMY-R R0 UMMY-R F F F PU_L0, F R UMMY-R R UMMY-R PU_L, M_ROMPN F0 F F0 M_ROMPP R UMMY-R R UMMY-R <ore esign> F R UMMY-R R R R F(..) FRQ.(MHz) F 0RF KR KR 0 00 R UMMY-R Wistron orporation 00 F F,, ec., Hsin Tai Wu Rd., Hsichih, Reserved R UMMY-R Taipei Hsien, Taiwan, R.O.. F trapping R0 UMMY-R F=0(R):MHZ F R UMMY-R MH ( of ) F=(R0):00MHZ ize ocument Number Rev U MI R MUXIN LK PM N F/RV F[:] have internal pullup resistors. F[:] have internal pulldown resistors MI TV V LV PI-XPR RPHI Leopard - ate: Thursday, July 0, 00 heet of

8 U U M Q[..0] M Q0 M Q Q0 _0# K M #0, M Q[..0] H M Q0 M Q Q _# K M #, M Q Q0 _0# J M #0, L M Q Q _# L M #, M Q Q _# M #, L M Q Q M M[..0] M M0 M Q Q _# M #, H M Q Q _M0 J M M M Q Q M M[..0] J M M0 M Q Q _M P M M M Q Q _M0 F K M M M Q Q _M L M M M Q Q _M K L M M M Q Q _M P F M M M Q Q _M K M M M M Q Q _M P F0 M M M Q Q _M K N M M M Q0 Q _M P H M M M Q Q _M J0 P M M M Q Q0 _M J H M M M Q0 Q _M K M M M M Q Q _M K M Q Q0 _M M M M M Q Q M Q[..0] 0 M Q0 M Q Q _M M M Q Q _Q0 K M Q M Q Q M Q[..0] L M Q0 M Q Q _Q P M Q M Q Q _Q0 F M M Q M Q Q _Q N H M Q M Q Q _Q K N M Q M Q Q _Q P J M Q M Q Q _Q J P M Q M Q Q _Q M K0 M Q M Q Q _Q K N M Q M Q Q _Q M J0 M Q M Q Q _Q M0 P M Q M Q0 Q _Q J H M Q M Q Q _Q H L0 M Q M Q Q0 _Q H M Q0 Q _Q F M0 M Q M Q#[..0] M Q Q K M Q#0 M Q Q0 _Q M M Q#[..0] M Q Q _Q0# K H0 M Q# M Q Q L M Q#0 M Q Q _Q# P H M Q# M Q Q _Q0# F P M Q# M Q Q _Q# N0 M Q# M Q Q _Q# K M M Q# M Q Q _Q# N F M Q# M Q Q _Q# K M M Q# M Q Q _Q# N M M Q# M Q Q _Q# J M Q# M Q Q _Q# M J L M Q# M Q Q _Q# L0 M Q# M Q Q _Q# H K M M Q# M Q Q _Q# H M Q# M Q0 Q _Q# H N M Q Q _Q# F M Q# M [..0], M Q Q0 H P M 0 M Q0 Q _Q# M [..0], M Q Q _M0 L M M M Q Q0 M 0 M Q Q _M P J L M M Q Q _M0 H M M Q Q _M P 0 L M M Q Q _M K M M Q Q _M M P M M Q Q _M H M M Q Q _M N P M M Q Q _M J M M Q Q _M M H P0 M M Q Q _M K M M Q Q _M L H L M M Q Q _M J M M Q Q _M P0 H0 M M M Q Q _M K M M Q0 Q _M M J N M M Q Q _M H M M Q Q0 _M L0 K N M 0 M Q0 Q _M J0 M M Q Q _M0 M J N M M Q Q0 _M H0 M 0 M Q Q _M N0 K P M M Q Q _M0 J M M Q Q _M M0 J P M M Q Q _M M M Q Q _M M H M M Q Q _M 0 M M Q Q K L M Q Q _M M #, M Q Q _# N J M M Q Q M R#, M Q Q _R# P J K MH_TP M Q Q M #, M Q Q _RVNIN# F TP TP0 K K MH_TP M Q Q _# H M R#, M Q0 Q _RVNOUT# F TP TP0 M Q Q _R# K MH_TP0 TP TP0 M W#, M Q Q0 _W# P M Q0 Q _RVNIN# F MH_TP TP TP0 M Q Q M Q Q0 _RVNOUT# F L M W#, M Q Q M M Q Q _W# H M Q Q H H M Q Q M Q Q M Q Q M Q Q F M Q Q M Q Q M Q Q M Q Q M Q Q M Q Q M Q Q M Q0 Q F M Q Q M Q Q0 F M Q0 Q M Q Q M Q Q0 M Q Q M Q Q Q M Q Q Q LVIO-M R YTM MMORY LVIO-M R YTM MMORY <ore esign> Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. MH ( of ) ize ocument Number Rev Leopard - ate: Thursday, July 0, 00 heet of

9 V_0 V_LV_0 P-LO-PWR 0 0U0VZY-L U0VMX- V_0 V_LV_0 V_RLL_0 V_0 V_TV_0 V_0 0 V_0 V_TXLV_0 V_PI_0 V_0 V_PLL_0 V_0 0 FOR R 0 0U0VZY-L U0VMX- U0VMX- V_TXLV_0 V 0 V_0 U0VMX- U0VMX- V_ Note: ll VM P-LO-PWR pins shorted Note: ll VM internally pins shorted V_LV_0 internally U0VMX- T 0U0VZY-L T00UVM-U 0U0VZY-L V_LV_0 U0VMX- U0VMX- K VTT0 J VTT K VTT W VTT V VTT U VTT T VTT R VTT P VTT N VTT M VTT0 L VTT K VTT W0 VTT V0 VTT U0 VTT T0 VTT R0 VTT P0 VTT N0 VTT M0 VTT0 K0 VTT J0 VTT Y VTT W VTT U VTT R VTT P VTT N VTT M VTT L VTT0 J VTT N VTT M VTT N VTT M VTT N VTT M VP_MH_P VTT VTT N VTT M VTT0 N VTT M VTT N VTT M VTT N VTT M VP_MH_P VTT VP_MH_P VTT V VTT N VTT M VP_MH_P VTT0 VTT V._R_P V._R_P V._R_P V._R_P V._R_P V._R_P V_0 V_0 OR_MH_0 L Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. MH ( of ) ize ocument Number Rev V_HPLL_0 IN-UH <ore esign> 0UVMX U0VMX- VP_MH_0 L V_MPLL_0 IN-UH U0VMX- 0U0VZY-U 0UVMX U0VMX- T00UVM-U MH_OR_V V_0 V_HMPLL_0 V_PLL_0 V_PLL_0 VP_MH_0 V_0 VP_MH_0 VP_MH_0 U0VZY U0VZY Leopard - ate: Thursday, July 0, 00 heet of 0 UVZY UVZY ML UVZY UVZY 0 0 0U0VZY-L 0U0VZY-L P-LO-PWR P-LO-PWR 0UVKX U0VMX- P-LO-PWR U0VZY U0VMX- 0U0VZY-L L IN-UH P-LO-PWR T00UVM-U U0VMX- P-LO-PWR 0U0VZY-L 0U0VZY-L VOUT VIN N PL0--TR U0VMX- L IN-UH U0VMX- U0VMX- P-LO-PWR U0VMX- U0VMX- T R N M K J V U T R P N M L K J H V U T R P N M L K J H K H K J K K K K W0 U0 T0 K0 V U K W V T K K F H0 V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V V VH_MPLL VH_MPLL0 V_PLL V_PLL V_HPLL V_MPLL V_RT0 V_RT _RT V_YN V_TV0 V_TV V_TV0 V_TV V_TV0 V_TV VM0 VM VM VM VM VM VM VM VM VM VM0 VM VM VM VM VM VM VM VM VM VM0 VM VM VM VM VM VM VM VM VM VM0 VM VM VM VM VM VM VM VM VM VM0 VM VM VM VM VM VM VM VM VM VM0 VM VM VM VM VM VM VM VM VM VM0 VM VM VM VM F F V_TV H _TV V_TV VQ_TV H V_LV0 V_LV V_LV V_LV VHV0 VHV VHV VTX_LV0 VTX_LV VTX_LV V_M0 V_M V_M V_M V0 V V V V V V V_PLL0 V_PLL V_PLL M H P P N M L K J H F P N M L K J H F 0 P N M L K J H F P N M L K J H F 0 P M F0 P F F W U R N L J Y Y Y V_ F _ T T00UVM-U U POWR 0 U0VMX- 0 U0VMX- UVKX P-LO-PWR 0UVMX 0 0UVMX 0U0VZY-L U U0VMX- R 0R

10 V_ VP_MH_0 OR_MH_0 ize ocument Number Rev ate: heet of Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. MH ( of ) 0 Thursday, July 0, 00 Leopard - <ore esign> ize ocument Number Rev ate: heet of Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. MH ( of ) 0 Thursday, July 0, 00 Leopard - <ore esign> ize ocument Number Rev ate: heet of Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. MH ( of ) 0 Thursday, July 0, 00 Leopard - <ore esign> FOR R 0 Y V T P M K H N 0 L J F 0 Y W V U T R P N M L 0 K J H F N H 0 L F W V 0 U T R P N M L K J H 0 F N J 0 Y L W V U T 0 R P N M L K J H F 0 P Y0 0 M 00 J W 0 V 0 U 0 P 0 L 0 H 0 F W 0 N L J F W J N L Y F J L 0 N J F J K 0 J L N K H K L 0 F J N U L 0 H J T W N F0 0 0 V0 K0 F F N 0 J H L H F F J 0 J P T V H L N 0 J H L P U 0 Y F N W L P J L 0 P T J V 0 K N L P Y L H 0 K 0 T 0 V H 0 N L0 00 Y0 0 F H LV 0 L J 0 Y UF LVIO-M UF LVIO-M VM_NTF0 VM_NTF VM_NTF VM_NTF VM_NTF VM_NTF VM_NTF VM_NTF VM_NTF VM_NTF VM_NTF0 VM_NTF VM_NTF 0 VM_NTF 0 VM_NTF VM_NTF VM_NTF VM_NTF VM_NTF VM_NTF VM_NTF0 VM_NTF VM_NTF VM_NTF VM_NTF VM_NTF VM_NTF VM_NTF VM_NTF VM_NTF VM_NTF0 VM_NTF V_NTF P V_NTF0 N V_NTF M V_NTF L V_NTF Y0 V_NTF R0 V_NTF P0 V_NTF N0 V_NTF M0 V_NTF L0 V_NTF Y V_NTF0 R V_NTF P V_NTF N V_NTF M V_NTF L V_NTF Y V_NTF R V_NTF P V_NTF N V_NTTF M V_NTF0 L V_NTF W V_NTF V V_NTF U V_NTF T V_NTF P V_NTF N V_NTF M V_NTF L V_NTF0 W V_NTF V V_NTF U V_NTF T V_NTF R V_NTF P V_NTF N V_NTF M V_NTF L V_NTF W V_NTF0 V V_NTF U V_NTF T V_NTF R V_NTF P V_NTF N V_NTF M V_NTF L V_NTF W V_NTF V V_NTF0 U V_NTF T V_NTF R V_NTF P V_NTF N V_NTF M V_NTF L V_NTF W V_NTF V V_NTF U V_NTF0 T V_NTF R V_NTF P V_NTF N V_NTF M V_NTF L V_NTF W V_NTF V V_NTF U V_NTF T V_NTF0 R V_NTF P V_NTF N V_NTF M V_NTF L V_NTF W V_NTF V V_NTF U V_NTF T _NTF Y _NTF _NTF Y _NTF _NTF L _NTF M _NTF N _NTF P _NTF0 R _NTF T _NTF U _NTF V _NTF W _NTF Y _NTF _NTF _NTF L _NTF M _NTF0 N _NTF P _NTF R _NTF T _NTF U _NTF V _NTF W _NTF Y _NTF _NTF _NTF0 L _NTF M _NTF N _NTF P _NTF R _NTF T _NTF U _NTF V _NTF W _NTF Y _NTF0 _NTF _NTF R _NTF Y _NTF _NTF _NTF _NTF _NTF _NTF _NTF0 0 _NTF 0 _NTF R _NTF Y _NTF _NTF _NTF Y _NTF _NTF _NTF Y _NTF0 _NTF _NTF Y _NTF _NTF _NTF Y _NTF _NTF _NTF Y _NTF _NTF0 VTT_NTF L VTT_NTF M VTT_NTF N VTT_NTF P VTT_NTF R VTT_NTF T VTT_NTF U VTT_NTF0 V VTT_NTF W VTT_NTF L VTT_NTF M VTT_NTF N VTT_NTF P VTT_NTF R VTT_NTF T VTT_NTF U VTT_NTF V VTT_NTF0 W NTF UH LVIO-M NTF UH LVIO-M

11 , M [..0] M, M [..0] M M 0 0 M 0 M 0 /R 0 M R#, 0 M 0 /R 0 M R#, 0 M /W 0 M W#, 0 M /W 0 M W#, 00 M / M #, 00 M / M #, M M M /0 0 M_#, M /0 0 M_#0, M / M_#, M / M_#, M M M K0 M_K, M K0 M_K0, M K 0 M_K, M K 0 M_K, M 0 M 0 0 M 0/P K0 0 M_LK_R 0 M 0/P K0 0 M_LK_R0 0 M /K0 M_LK_R# 0 M /K0 M_LK_R#0 M M K M_LK_R K M_LK_R /K M_LK_R# /K M_LK_R# M M[..0] M M0 M M[..0] M M0, M # / M0 0, M # M M / M0 0 M M M M M M M M, M #0 0 0 M, M #0 0 M M 0 M M M, M # 0 M, M # 0 M M M M M M Q0 M 0 M M M Q0 M 0 M M M Q Q0 M M M M Q Q0 M M M M Q[..0] M Q[..0] M Q Q M 0 M M M Q Q M 0 M M M Q Q M M Q Q M M Q Q M Q Q M_IH M Q Q M_IH, M Q Q M_IH M_IH, M Q Q L M Q Q L M Q Q M Q Q V_0 V_0 M Q Q VP M Q Q VP M Q Q M Q Q M Q0 Q 0 M Q0 Q 0 0 V_0 M Q Q0 00 R 0KR UV UVMX- M Q Q0 00 UV UVMX- M Q Q M Q Q 0 M Q Q N#0 0 0 R0 M Q Q N#0 0 R M Q 0KR M Q N# R Q N# Q 0KR M Q M Q N# 0KR Q N# Q M Q Q N#0 0 M Q Q N#0 0 M Q Q N#/TT M Q Q N#/TT M Q Q M Q Q M Q Q M Q Q M Q0 Q V M Q0 Q V M Q Q0 V M Q Q0 V M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V M Q Q V 0 M Q Q V 0 M Q Q V 0 M Q Q V 0 M Q Q V M Q Q V M Q Q V M Q Q V M Q0 Q V M Q0 Q V V_ V_ M Q Q0 V M Q Q0 V M Q Q M Q Q M Q Q M Q Q M Q Q M Q Q M Q Q M Q Q M Q Q M Q Q Place near M M Q Q M Q Q M Q Q M Q Q M Q Q Place near M M Q Q M_LK_R0 M Q0 Q M Q0 Q M Q Q0 M Q Q0 M Q Q M_LK_R M Q Q M Q M Q Q Q M Q M Q Q 0P0VJN- Q 0 0 M_LK_R#0 M Q Q M Q Q M Q Q 0 M Q Q 0 0P0VJN- M_LK_R M Q Q M_LK_R# M Q Q M Q Q M Q Q M Q Q M_LK_R M Q Q 0 M Q0 Q M Q0 Q 0P0VJN- M Q Q0 M Q Q0 M_LK_R# M Q Q M Q Q M Q Q 0P0VJN- M Q Q 0 0 M Q Q 0 M_LK_R# M Q Q 0 M Q Q M Q Q M Q Q M Q Q M Q Q M Q Q M Q Q M Q Q M Q Q M Q Q M Q0 Q M Q0 Q 0 0 M Q Q0 M Q Q0 M Q Q M Q Q M Q Q M Q Q Q Q M Q#0 M Q#0 M Q# /Q0 M Q# /Q0 M Q#[..0] M Q#[..0] M Q# /Q M Q# /Q M Q# /Q M Q# /Q M Q# /Q M Q# /Q M Q# /Q M Q# /Q M Q# /Q M Q# /Q M Q# /Q 0 M Q# /Q 0 /Q /Q M Q0 M Q0 M Q Q0 M Q Q0 M Q[..0] M Q[..0] M Q Q M Q Q M Q Q M Q Q 0 0 M Q Q M Q Q M Q Q M Q Q M Q Q M Q Q M Q Q M Q Q Q Q, M_OT OT0, M_OT0 OT0 <ore esign>, M_OT OT, M_OT OT R_VRF_ UV UVMX- VRF 0 N R-00P- NORML TYP Hi. mm 0 N 0 High.mm R_VRF_ 0 UV UVMX- VRF 0 N R-00P- NORML TYP Low. mm 0 N 0 Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. R ocket Leopard - ize ocument Number Rev ustom ate: Thursday, July 0, 00 heet of

12 PRLLL TRMINTION ecoupling apacitor Put decap near power(0.v) and pull-up resistor R_VRF Put decap near power(0.v) and pull-up resistor R_VRF M [..0], RN M [..0], M M UV UV UV UV UV UV UV UV UV UV UV UV UV M #, M RN0 R RN- RJ R0 RJ R RJ M R0 RJ M M 0 M M M_#, M_#, M #, M_OT, M_OT, M_#, V_ 0 UV Place these aps near M RN M R#, M #, M W#, UVMX- UVMX- UVMX- UVMX- UVMX- M #0, RN- RN RN- M RN- UV UV UV UV UV UV UV UV 0 UV UV 0 UV UV RN RN- RN M M M M M M M_K, M_K, 0 UV UV UV 0 UV RN- RN RN- M M M M V_ Place these aps near M 0 UVMX- UVMX- UVMX- UVMX- UVMX- RN M_#0, M_OT0, M M 0 RN- UV UV UV UV M 0 M M M M M M #, M R#, RN M_K0, M #, M_K, <ore esign> M RN RN- RN RN- RN- RN RN- M W#, M #0, M #, M_OT, Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. R Termination Resistor Leopard - ize ocument Number Rev ate: Thursday, July 0, 00 heet of

13 U0 OF V_0 V_PIO V_LRT# P_TXP0 H0 V_PIO0 P_TXN0 PI_RX0P PIO_0 J R 0R-0 0 V_PIO P_TXP PI_RX0N PIO_ H V_PIO P_TXN PI_RXP PIO_ J R F V_PIO P_TXP PI_RXN PIO_ K R 0RJ- VOMO=.V MO V_PIO P_XIN P_TXN PI_RXP PIO_ H 0R-0 V_PIO U 0 P_TXP PI_RXN PIO_ F VOMO=V to.v.v MO 0 V_PIO P_TXN PI_RXP PIO_ J X V_PIO TI_MO_0 VOMO=N NO U VPT V 0 P_TXP V_PIO XIN/LKIN V PI_RXN PIO_ K R P_RF P_TXN PI_RXP PIO_ H MR V_PIO XOUT RF V_PIO P_TXP PI_RXN PIO_ J P XTL-MHZ--U V_PIO0 P_XOUT P# MOOUT 0 TRP PIN FULT P_TXN V_PIO LF PI_RXP PIO_0 H 0 0 P_TXP PI_RXN PIO_ H UV V_PIO P_TXN PI_RXP PIO_ Y V_PIO L KUP PIO0 0 P-0T P_TXP PI_RXN PIO_ 0 W V_PIO P_TXN PI_RXP PIO_ P0VN R W0 P_TXP PI_RXN PIO_ TI_MO_0 PLL_L_FOR_N PIO 0 RF V0 P_TXN PI_RXP V V_PWRNTL PIO(:) P_LF XTLIN_M P_TXP PI_RXN PIO_PWRNTL F PI_MO(:0) 00 U V_PIO R 0RF P_TXN PI_RXP PIO_MMIN F T L_OFF PIO 0 P_TXP0 PI_RXN T0 VOMO R P_TXN0 PI_RX0P VOVMO 0 R0 R 0R-0 YP_PLL PIO 0 UVKX 0P0V 0RF P_TXP PI_RX0N R VPT_0 P_TXN PI_RXP VPT_0 H P VPT_ P_TXP PI_RXN VPT_ J IOMP PIO 0 N adjust WIN at.v VPT_ P_TXN PI_RXP VPT_ K N0 U_ PIO 0 P_TXP PI_RXN VPT_ H M0 P_TXN PI_RXP VPT_ K M ROMIF(:0) PIO(,:) 0000 P_TXP PI_RXN VPT_ J L P_TXN PI_RXP VPT_ H K P_TXP PI_RXN VPT_ J K0 MULTIFUN(:0) LT(:) 00 P_TXN PI_RXP VPT_ H J0 PI_RXN VPT_ J UV VIP_VI LT(0) 0 P_RXP0 RXP0 VPT_0 K 0 F P_RXN0 0 RXN0 PI_TX0P VPT_ H0 WNR0 LT() 0 P_RXP RXP PI_TX0N VPT_ (internal pull-down) P_TXP[..0] P_RXN RXN PI_TXP VPT_ P_RXP RXP PI_TXN VPT_ F P_TXN[..0] TI Ref. atasheets(page -) P_RXN RXN PI_TXP VPT_ P_RXP RXP PI_TXN VPT_ F O.NO.:H-M-0 P_RXN RXN PI_TXP VPT_ 0 I_T P_RXP[..0] PIO[0..] are internal P_RXP RXP PI_TXN VPT_ R 0R-0 0 Y I_LK P_RXN RXN PI_TXP VPT_ F R 0R-0 pull-down. P_RXN[..0] W P_RXP RXP PI_TXN VPT_0 Y V_0 V_0 P_RXN RXN PI_TXP VPT_ F W P_RXP RXP PI_TXN VPT_ 0 V_0 V_PIO0 V_0 I_LK, Y P_RXN RXN PI_TXP VPT_ F0 V_0 I_T, W R 0KR P_RXP RXP PI_TXN U VPNTL_0 P_RXN RXN PI_TXP VPNTL_0 J0 R 0R-0 R0 T VPNTL_ V_0 P_RXP RXP PI_TXN VPNTL_ K0 R 0R-0 00RF U VPNTL_ P_RXN RXN PI_TXP VPNTL_ J R 0R-0 R T VPNTL_ V_0 P_RXP RXP PI_TXN VPNTL_ H R 0R-0 R0 UMMY-R U 0KR P_RXN RXN PI_TXP T TI_VRF P_RXP0 RXP0 PI_TXN VRF R0 P UMMY-R P_RXN0 RXN0 PI_TX0P N TXOUT0- TR0YN PWR_MK P_RXP RXP PI_TX0N TXOUT_L0N H P TXOUT0+ P_RXN RXN PI_TXP TXOUT_L0P H R0 N TXOUT- R0 R0 P_RXP RXP PI_TXN TXOUT_LN J 00RF P V_PIO TXOUT+ KR KR P_RXN RXN PI_TXP TXOUT_LP J UV R0 R0 N TXOUT- P_RXP RXP PI_TXN TXOUT_LN J R 0KR UMMY-R 0R-0 L V_PIO TXOUT+ P_RXN RXN PI_TXP TXOUT_LP K K P_RXP RXP PI_TXN TXOUT_LN J0 R 0KR V_PIO _LK, L P_RXN RXN PI_TXP TXOUT_LP J _T, K TXLK- P_RXP RXP PI_TXN TXLK_LN K R 0KR L V_PIO TXLK+ TI suggest 0 ohm P_RXN RXN PI_TXP TXLK_LP J K R00 0KR PI_TXN TXOUT_U0N TXOUT0- V_PIO TXOUT_U0P TXOUT0+ LK_PI_P F PI_RFLKP TXOUT_UN F R0 0KR TXOUT- V_PIO LK_PI_P# TXOUT+ V_VR_0 PI_RFLKN TXOUT_UP F TXOUT- P_LRP TXOUT_UN R0 0KR R 0RF V_PIO0 V_0 TXOUT+ P_LRN PI_LRP TXOUT_UP P_LI PI_LRN TXOUT_UN F R0 0KR R0 00RF U R 0KRF-U V_PIO PI_LI TXOUT_UP F0 M_RT# R V TXLK- P_TTIN TXLK_UN R 0KR 0R-0 V_PIO PI_TT TXLK_UP 0 TXLK+ R0 0KR,, PLT_RT# R R 0KR 0R-0 PRT V_PIO LV_ON PRT PWR_MK PRT ION N Y PRT_MK LON R 0KR L_ON V_PIO N0-U TI_RT H R 0KR R0 R RT TX0M K V_PIO TX0P J R LUM_V K Y_ TXM J 0KR R 0KR V_PIO RM_V J _R_PR TXP J R 0KR OMP_V K OMP P TXM K TXP _LK & T level shift J HYN TXM J K VYN TXP K R R R 0R 0R 0R R R R _LK V_0 V_0 V_0 0R 0R 0R _T LK LK T T 00 - HP TI_IN HP F J R 00KR R R R R0 0KR TI_OUT IN H 0R-0 OUT V_R 0 KR KR R0 0KR R J V_RN 0 XTLIN_M H J V_LU 0 XTLIN J HYN XTLOUT VYN V_VYN 0 V_HYN <ore 0 esign> V_T V_LK Q N00 _T Q N00 _LK _T 0 _LK 0 R KR R KR R KR TTN TT_YLK TT_MLK TR0YN H TTN TT_YLK TT_MLK F PLLTT H M-P- TROYN PI XPR VO / XT TM / PIO TM LV LK THRM RT H T LK F PIO_UXWIN PLU F MINU TI_RT V_T V_LK PIO_UXWIN R RF R00 KR THRMP_M THRMN_M TI( of ) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. ize ocument Number Rev ate: Monday, July, 00 heet of Leopard -

14 VR V VR V VR V V_0 VR V VR V ML VR VR V V_0 V_V_0 VRM_VQ VRM_VQ VR V 0 VR V H ML V 0 IO UPPLI POWR VR V H0 TO V RIL VR V M 0 WHIL V RULTOR VR V P.V TLIZ URIN POWR ON V_V_0 VR V Y 0 VR V Y T R 0R-0 0U0VZY-U VR 0 VR VR VR VR V_0 R 0R-0 VR VR LVR_V VR VR.V V_V_0 R0 VR VR V_VR VR VR V_0 F V_V_0 VR VR 0 P-LO-PWR R VR U KRF VR VR 0 V_0 V_0 P U0VZY VR VR UV0ZY VR VR 0 VOUT U0VZY-L V_T VR VR V_0 VIN U VR VR.V N R LVR_V VR V_VR HN# T H0 VR PI_VR_ R PL0--TR N H VR PI_VR_ P-LO-PWR V 0 IN OUT 00KRF H VR PI_VR_.V H VR PI_VR_ J0 U0VZY H 0U0VZY-U U0VZY VR PI_VR_ K -U H VR J.V VR PI_PV_ N J VR PI_PV_ N J VR PI_PV_ P J VR K.V LVR_V VR PI_PV_ T K VR PI_PV_ U L L LVR_V_0 VR PI_PV_ V L VR PI_PV_ W ML-00- V_VR_0 M Power UP quence M 0 VR N VR N# R N PI_VR _VR T < m UVKX- VR N# 0U0VZY-U N VR N# R _VR T < m V_V_0 VR N# P-LO-PWR R PI_PV L VR N# T _VR T < m LPV_V VR N#T T T ML-00- VR N# V PI_PV_V _V T < m VR V V_VR_0 VR V V_ VR Q R T --.V LR F PI_PV_ T -- LR P-LO-PWR V_V_0 LVR_ LR PI_VR_ LVR_ LR H /PI_PV_ LVR_V LVR_ F R 0RJ- LVR_ T time delay between full PI_PV_ and.v LP H V_V_0 0% of PI_VR_ H V_0 LPV TP H H L T time delay between full PI_VR_ and TPV 0% of _V L.V TXR F V_V TXVR TXR ML-00- F ML-00- TXVR TXR H U0VZY V_V_0.V RH0 F F 0U0VZY-U L VRH VRH0 RH M N VRH ML-00- VQ_V N V_V_0.V F V N 0 I OUPLIN FOR LL POWR RQUIR L V.V Q F PL LO TO TH POWR/N PIN F ML-00- VQ WITH MNY POIL PL UNR TH I V_V.V N H H V_V_0 V L.V V_V_0 U0VZY VI_V I U 0U0VZY-U VI I ML-00- VI J/N V_0 VOUT K 0U0VZY-U PV P J VIN 0 PL0 MP V_V_0 MPV R 0R T T00UVM-U L PV_V.V M-P- ML-00- V_V_0 L U0VZY MPV_V.V R RF ML-00- <ore esign> VRM_VQ L U0VZY Imax= Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, ML-00- Vo=./0*(0+.)=.0V Taipei Hsien, Taiwan, R.O.. VRH 0U0VZY-U U0VZY 0U0VZY-U U0VZY 0UVKX U0VZY 0UVKX U0VZY 00 0UVKX VRM_VQ 0U0VZY-U 0UVKX 0U0VZY-U 0U0VZY-U 0UVKX U0VZY 0U0VZY-U 0UVKX U0VZY 0U0VZY-U U0VZY U0VZY 0UVKX U0VZY 00P 00P.V 0UVKX U0VZY U0 OF I/O POWR.V U0VZY 0U0VZY-U U0VZY 0UVKX 0UVKX U0VMX- U0VZY-L V_V_0 0UVKX U0VZY-L U0VZY U0VZY 0 U0VZY 0UVKX U0VZY U0VZY UVKX U0VZY PL0_J 0UVKX 0UVKX UVKX 0UVKX 0UVKX 0UVKX U0VZY 0UVKX 0 0U0VZY-L 0UVKX U0VZY 0UVKX 0UVKX U0VZY 0UVKX 0 U0VZY 0UVM- TI( of ) ize ocument Number Rev Leopard - ate: Thursday, July 0, 00 heet of U0VZY

15 U0 OF U0 OF M[..0] M[..0] M[..0] M[..0] M0 H M0 M0 M0 M Q_0 M_0 M M Q_0 M_0 N H M M Q_ M_ F M M Q_ M_ M J M M Q_ M_ M M Q_ M_ M J M M Q_ M_ M M Q_ M_ L J M M Q_ M_ M M Q_ M_ L H M M Q_ M_ F M M Q_ M_ M H M M Q_ M_ F M M Q_ M_ M M M Q_ M_ F M M Q_ M_ P 0 M M Q_ M_ M M Q_ M_ N M M0 Q_ M_ M0 M0 Q_ M_ K M0 V_V_0 M Q_0 M_0 M M Q_0 M_0 K M M M M Q_ M_ J U0F OF Q_ M_ M M Q_ M_ M M Q_ M_ P M M Q_ M_ 0 M Q_ M_ P P V M M Q_ M_ QM#[..0] M Q_ M_ P QM#[..0] P V N F M Q_ QM#0 M Q_ P QM#0 V N M Q_ QM_0# J QM# M Q_ QM_0# U QM# V P F M Q_ QM_# F H QM# M Q_ QM_# U QM# V P M Q_ QM_# H QM# M Q_ QM_# J U QM# V R F M0 Q_ QM_# J QM# M0 Q_ QM_# U QM# V R M Q_0 QM_# F K QM# M Q_0 QM_# W U QM# V R F M Q_ QM_# K QM# M Q_ QM_# W U QM# V R M Q_ QM_# L QM# M Q_ QM_# V QM# V R Q[..0] Q[..0] M Q_ QM_# L M Q_ QM_# V V R M Q_ Q0 M Q_ V F Q0 V R M Q_ Q_0 J Q M Q_ Q_0 F V H Q V T M Q_ Q_ F0 Q M Q_ Q_ V Q V T M Q_ Q_ F Q M Q_ Q_ K V F Q V T M Q_ Q_ Q M Q_ Q_ N J Q V W M0 Q_ Q_ Q M0 Q_ Q_ V N F Q V V M Q_0 Q_ Q M Q_0 Q_ W N H Q V V M Q_ Q_ Q K M Q_ Q_ W U Q V U F M Q_ Q_ F0 M Q_ Q_ W R0 0KR V U U M Q_ M Q_ W V T R# U R# M Q_ R# K M Q_ R# R W V T F V M Q_ M Q_ W V T R 0KR # W # M Q_ # M Q_ # T N V T F W M Q_ M Q_ N V W# Y W# M Q_ W# M Q_ W# T M V F Y M0 Q_ M0 Q_ M V #0 U #0 M Q_0 _0# 0 M Q_0 _0# R M V V M Q_ M Q_ N V # V # M Q # F0 M Q # R M V V M Q_ M Q_ M K W K M M Q_ K R V VI W Q_ K P V VI M Y M Q_ LK0_R M Q_ P LK0_R V VI R LK0 Y LK0 M Q_ LK0 LK#0_R R 0R VRM_VQ M Q_ LK0 N P LK#0_R V VI T LK#0 LK#0 M R 0R M Q_ LK0# N R0 0R Q_ LK0# 0 M R 0R V M Q_ LK_R M Q_ W LK_R V LK LK M0 Q_ LK LK#_R M0 Q_ LK T R 0R LK#_R LK# LK# M M Q_0 LK# T R 0R M-P- Q_0 LK# R 0R R R 0R M Q_ M Q_ 0 00R VI M Q_ M Q_ IM_0 L M M Q_ N_IM_0 TP Q_ IM_ TP ML-00-0 M TI_MVRF M Q_ N_IM_ Q_ 0 U0VZY M Q_ MVRF VRM_VQ M Q_ V_V_0 0U0VZY-U M Q_ TI_MVRF M Q_ ROM# TP TI_MO_0 M Q_ MVRF M Q_ ROM# F 0 R M Q_ M Q_ F 00R TI_MO_0 M0 Q_ IM_0 TP UV M0 Q_ F R UMMY-R M Q_0 N_IM_0 0 IM_ M Q_0 N_MMVMO_ TP TI suggest M Q_ N_IM_ M Q_ F MMTT M Q_ R M Q_ MMTT F TI_MO_ Q_ 00R Q_ R UMMY-R MMORY INTRF M-P- M-P- R R UMMY-R R 0RJ 0KR s close to MMORY HNNL R HIP as MMORY HNNL 00R UV possible VR MMVMO_0 MMVMO_ MMORY INTRF RRY NTR.V N +V_T U0 OF U U W W Y K J RRV 00 R0 UMMY-R VPT_ RRV 0 R R R RRV 0 0KR 0KR 0KR <ore esign> RRV PI_ K PI_ L PI_ M PI_ M PI_ M PI_ M PI_ M PI_ P PI_ N PI_ R PI_ R PI_ R PI_ R PI_ R PI_ R PI_ T PI_ T PI_ U PI_ V PI_ V PI_ V PI_ V PI_ V PI_ Y PI_ W PI_ W PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ F PI_ H OR N F H H H H H H H H H H J J R P M M L K K K R T VRM election Vendor/ize TTIN VPT_[:0] HYNIX/M 000 MUN/M 00 RRV 00 RRV 0 VRM_VQ Hynix : HYF(P)- (Mx) amsung : KF-V (Mx) Hynix :..0U amsng :..M0U R UMMY-R R UMMY-R VPT_0 VPT_.V.V +V_T +V_T TI( of ) N +V_T Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. ize ocument Number Rev Leopard - ate: Thursday, July 0, 00 heet of

16 ll dampings in this page must near the VRM. UV LK0 LK#0 R# # W# #0 # LO TO MM!! UV K M0 M M M M M M M M M M0 M M M 0_ UV VRM_VQ VRM_VQ 0P0VKX 0P0VKX 0P0VKX 0P0VKX 0P0VKX 0P0VKX 0P0VKX 0P0VKX UV 0RF R R 0RF M R# L # L W# N # M N#M N 0 N M N N M N N0 N /P M L 0 M L N#L N 0 M M0 N#M0 N K M LK M LK# F _THRML F _THRML F _THRML F _THRML _THRML _THRML _THRML _THRML H _THRML H _THRML H _THRML H _THRML J _THRML J _THRML J _THRML J _THRML M UV U UV ML/F HYF- N# N# N#H N#H N#L N#L N#M N#N H H L L M N of V V V V V L V L V L V L VQ VQ VQ VQ VQ 0 VQ VQ VQ VQ F VQ F VQ VQ VQ J VQ J VQ K VQ K Q Q Q Q Q Q Q 0 Q Q Q Q F Q F0 Q Q 0 Q H Q H0 Q J Q J0 Q K Q K0 0 K K K K L L0 VRF N UV 0 UV 0U0VZY-L UV UV 0U0VZY-L VRM_VQ 0 0UVKX R KRF 0 0UVKX M M M M0 M M M M QM# Q QM# Q M M M0 M M M M M QM#0 Q0 QM# Q M[0..] M[0..] QM#[0..] Q[0..] U U M K M Q M Q M Q J M Q0 F M Q K M Q F M0 Q J Q H M H Q M M M0 M M 0 M M M Q Q Q Q0 Q Q Q Q M0 Q0 U Q K Q J Q0 F Q J Q Q F Q K Q H M H Q U of HYF- of QM# Q QM# Q HYF- Q Q Q Q0 Q Q Q Q M Q of of M M M M M M0 M M M M K M J M F M J M M F M K QM# Q HYF- QM# Q U Q Q Q Q0 Q Q Q Q M0 Q0 U M K M Q M Q M0 Q J M Q0 F M Q K M Q F M Q J Q H M H Q U M M Q M Q M Q M Q0 0 M Q M Q M0 Q Q of HYF- Q Q Q0 Q Q Q Q Q H M H Q U of M Q 0 UV of HYF- of HYF- VRM_VQ UV 0 0P0VKX 0UVKX LK LK# LO TO MM!! K 0RF R UV R# # W# #0 # M0 M M M M M M M M M M0 M 0_ M M R 0RF M R# L # L W# N # M N#M N 0 N M N N M N N0 N /P M L 0 M L N#L N 0 M M0 N#M0 N K M LK M LK# F _THRML F _THRML F _THRML F _THRML _THRML _THRML _THRML _THRML H _THRML H _THRML H _THRML H _THRML J _THRML J _THRML J _THRML J _THRML M U ML/F HYF- N# N# N#H N#H N#L N#L N#M N#N H H L L M N of V V V V V L V L V L V L VQ VQ VQ VQ VQ 0 VQ VQ VQ VQ F VQ F VQ VQ VQ J VQ J VQ K VQ K Q Q Q Q Q Q Q 0 Q Q Q Q F Q F0 Q Q 0 Q H Q H0 Q J Q J0 Q K Q K0 0 K K K K L L0 VRF N VRM_VQ VR_VRF VRM_VQ 0U0VZY-L 0 UV 0 UV 0 0U0VZY-L Layout trace 0 mil R KRF R0 KRF VR_VRF HYF- HYF- LO TO MM UV R KRF <ore esign> Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Layout trace 0 mil TI VRM (/) ize ocument Number Rev Leopard - ate: Thursday, July 0, 00 heet of

17 ll dampings in this page must near the VRM. LK0 LK#0 0 UV LO TO MM!! UV K _ R# # W# #0 # M0 M M M M M M M M M M0 M M M M R# L # L W# N # M N#M N 0 N M N N M N N0 N /P M L 0 M L N#L N 0 M M0 N#M0 N K M LK M LK# F _THRML F _THRML F _THRML F _THRML _THRML _THRML _THRML _THRML H _THRML H _THRML H _THRML H _THRML J _THRML J _THRML J _THRML J _THRML M UV U ML/F HYF- UV N# N# N#H N#H N#L N#L N#M N#N H H L L M N of V V V V V L V L V L V L VQ VQ VQ VQ VQ 0 VQ VQ VQ VQ F VQ F VQ VQ VQ J VQ J VQ K VQ K Q Q Q Q Q Q Q 0 Q Q Q Q F Q F0 Q Q 0 Q H Q H0 Q J Q J0 Q K Q K0 0 K K K K L L0 VRF N VRM_VQ 0 UV VRM_VQ 00 0P0VKX 0P0VKX 0P0VKX 0P0VKX 0P0VKX 0P0VKX 0P0VKX 0P0VKX UV 0RF R R0 0RF UV UV 0 0U0VZY-L UV VRM_VQ 0UVKX 0UVKX R KRF M M M M M M0 M M QM#0 Q0 QM# Q M M K M M J F M0 J M M F M K QM# Q QM# Q U Q Q Q Q0 Q Q Q Q M0 Q0 U M K M Q M Q M Q J M Q0 F M Q K M Q F M0 Q J Q H M H Q U of HYF- Q Q Q0 Q Q Q Q Q H M H Q of HYF- VRM_VQ 0 0P0VKX 0UVKX of UV HYF- UV M M M M M M M M QM# Q QM# Q QM# Q QM# Q M[0..] M[0..] QM#[0..] Q[0..] U Q Q Q Q0 Q Q Q Q M0 Q0 U M K M Q M Q M0 Q J M Q0 F M Q K M Q F M Q J Q M M K M J M F M J M0 M F M K H M H Q U of HYF- Q Q Q0 Q Q Q Q Q H M H Q U M M Q M Q M Q M0 Q0 0 M Q M Q M Q Q M Q of HYF- of HYF- of HYF- LK LK# R# # W# #0 # K LO TO MM!! 0RF R0 0_ M0 M M M M M M M M M M0 M M M R 0RF LO TO MM VR_VRF Layout trace 0 mil VRM_VQ UV 0U0VZY-L VRM_VQ R KRF R KRF VR_VRF <ore esign> LO TO MM 0 UV Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Layout trace 0 mil UV 0 0U0VZY-L U M0 M Q M Q M Q M Q0 0 M Q M Q M Q Q M Q of HYF- UV M R# L # L W# N # M N#M N 0 N M N N M N N0 N /P M L 0 M L N#L N 0 M M0 N#M0 N K M LK M LK# F _THRML F _THRML F _THRML F _THRML _THRML _THRML _THRML _THRML H _THRML H _THRML H _THRML H _THRML J _THRML J _THRML J _THRML J _THRML M U ML/F HYF- N# N# N#H N#H N#L N#L N#M N#N H H L L M N of V V V V V L V L V L V L VQ VQ VQ VQ VQ 0 VQ VQ VQ VQ F VQ F VQ VQ VQ J VQ J VQ K VQ K Q Q Q Q Q Q Q 0 Q Q Q Q F Q F0 Q Q 0 Q H Q H0 Q J Q J0 Q K Q K0 0 K K K K L L0 VRF N 0U0VZY-L UV R KRF TI VRM (/) ize ocument Number Rev Leopard - ate: Thursday, July 0, 00 heet of

18 N 0 U_P_ON0 ocking onnector U_N_ON0 VOL_UP_K# VOL_WN_K# V_ LUM_N L LUM U_P_ON LM0 N U_N_ON 0 RM_N L RM VLT VLT MH RM_N V_ LM0 LUM_N R R 0 _T_ON 0 0 0RF 0RF _LK_ON 0 P0VN P0VN PR_PRNT# JV_H 0 P0VN P0VN RJ- RJ- RJ- RJ- RJ- V_0 RJ- RJ- RT_R 0 RJ- 0 JK_TT# PIF JV_V 0 MI_PR V_ock_0 RT_ 0 V_0 U_N R 0R-0 MUT_L, 0 RT_ 0 K_PKR_R+ lose to ocking N _TPP_PR K_PKR_L+ 0 _TPN_PR VOL_UP_K# U_N_ON _TPP_PR JT-ON0 LIN-OUT U_P_ON _TPN_PR nalog ignal ONN TP0 IR_OUT 0 JK_TT# TP UV U_N_ON U_PN N R 0R-0 MUT_L UV U_P_ON U_PP U_N 0 MI_PR OMP_PR 0 UV LUM_PR MI_PR XT_MI_ 0 RM_PR XT_MI_ 000PVKX U_N_ON0 K_PKR_R+ U_PN VOL_WN_K# 0 IR_PR 000PVKX HP_OUT_R U_P_ON0 K_PKR_L+ HP_OUT_L U_PP V_OK 0 V_OK 0 000PVKX MI-IN OK_PRNT OMP_PR 0 TOUT 000PVKX RPHON 0 R VOL_UP_K# LI_W + + KR 000PVKX MH VOL_WN_K# MOLX-ON0- V_0 U_N_ON 000PVKX U_PN OK_PRNT 0 U_N U_P_ON 000PVKX U_PP FOX-ONN-U PR_PRNT# 0 000PVKX R V_ T_L KR 000PVKX.. T_L, RPHON LI_W igital ignal ONN 0X R UMMY-R IH_PM#,0, 0X LUM PR_INRT# PI_,,0, R0 UMMY-R V_ + V_0 TOUT V_0 L0 LUM_PR LUM_PR_ N V IN-UH 0 LUM_V Please close to IH V_0 VLT V_0 0 UVKX UV V_0 UVKX INPUT LOW HIH FUNTION 0 U Place near the MH V_0 NPX-U HP suggest PR_INRT# RM L RM_PR RM_PR_ IN-UH UV UV P0VJN R P0VJN 0RF R0 0KR PR_INRT# U N 0 V PR_INRT# RM_V OK_PRNT R0 R R0 KR Q N0-U PR_PRNT# U_N PIF_OUT UV PIF_OUT L PIF LMP00N <ore esign> 0PVKN 0PVKN OMP_PR P0VJN L IN-UH P0VJN Place near the OK P0VJN P0VJN R R 0RF 0RF NPX-U R 0R-0 OMP_V V_ F FU-V V_OK UV U0VZY 00 mil T TUV-U 0 IR IR_PR R 0R-0 R 0R-0 IR_K IR,IR_PR,IR_K are connect togather. default setting / Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. oard to board conn/ ocking ize ocument Number Rev Leopard - ate: Monday, July, 00 heet of

19 INVRTR/L V_L_0 N I_R LV_ON_ R R/ LV_ON R 0KRF UV 0U0VZY-U R KR ON/OFF MH IV-U R V_ TXOUT0- UV KR TXOUT0+ U0VZY TXOUT- R KR V_L_0 TXOUT+ TXOUT- V_ TXOUT+ 0 K_LI# R 00KR LI_W LI_W TXLK+ R0 000P0V TXLK- R 0R TXOUT0-0KR TXOUT0+ TXOUT- Q Q 0_T_L 0_T_L# TXOUT+ OUT Q OUT 0 LV_ON R N00 R 0_T_L TXOUT- IN N N IN R TXOUT+ R T_L, TU-U TU-U TXLK- TXLK+ HF, I_LK Q _L#, I_T OUT V_0 _L R 0 IN N V_ V_0 R RIHTN TU-U FPK TOUT Q0 OUT V_0 P_L R IN N P_L# V P V_0_P R I_T N0--U I_T N0--U TU-U R KR Q R KR Q 0 MH Q OUT NUM_L# NUM_L R U IN N IPX-ON0--U R V_UX TU-U V PR V_0_PR V_UX R0 PWR HR H IR P 0KR N0--U R Q0 00KR R KR PR otton mber 000PVKX mber mber U mber mber L L L L L H_L# I_T, I_T P lue lue lue U lue lue I_L# ROM_L# Top V_UX_PR L L L L L Q Q change R from 00 to 00 ohm I_T# N0--U OUT N00 MUT_L# R KR Q, MUT_L R IN N V_0_PR R Q L TU-U OUT H_L# P_L# V_0_P H_L R R KRJ- IN N L-O-0 L R V_0_PR P_L# TU-U L V_0_P R 00R _L# L-- Q R0 KRJ- L OUT PWR_L# L-O-0 _L# PWR_L R V_0_PR R 00RJ IN N L L-- R I_L# TU-U R0 KRJ- V_0_P L-O--U L0 I_L# R 00RJ <ore esign> V_UX_PR L---U V_UX_P L L Wistron orporation H_L# H_L# F,, ec., Hsin Tai Wu Rd., Hsichih, R KRJ- R 00RJ Taipei Hsien, Taiwan, R.O.. L-O--U L---U V PR L V P L Inverter/L PWR_L# PWR_L# ize ocument Number Rev R KRJ- R 00RJ L-O--U L---U Leopard - ate: Monday, July, 00 heet of N 000PVKX N N UV UV N N N V_0 V_UX_P I_R U V_L_0 00P0VKX I_T# R KR N0--U Q I_T# R KR N0--U Q

20 RT _LK _T L LM0 _LK_ON _T_ON L0 LM0 _LK_ON _T_ON JV_H JV_V JV_H JV_V R R R R V_HYN V_VYN L RT_ V_LU L LM0 RT_ V_RN RT_ LM0 RT_ L V_R LM0 RT_R RT_R P0VJN- P0VJN- P0VJN- lose to U (N/) lose to N 000 Modified on stro I request IR FOR FF V_UX R 0RF R 0RF R0 0RF P0VN P0VN P0VN R 0KR R 00R U N N V OUT IR-TOP-U IR U0VZY IR U0 <ore esign> IR-TOP-U N N V OUT Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. RT/ IR ize ocument Number Rev Leopard - ate: Thursday, July 0, 00 heet 0 of

21 V_UX RT_UX_ P0VN HH-0-U RT_V 00 U0VZY X R 0MRJ RT circuitry R 0KR XTL-K-P U HH-0-U 0 R LP_L[..0] KR R P0VN RT_X Y LP_L0 RT_X L[0]/FWH[0] P MR RTX P-OPN Y LP_L RTX L[]/FWH[] N LP_L RT_RT# L[]/FWH[] N LP_L V_0 RTRT# L[]/FWH[] N INTRUR# INTRUR# LRQ[0]# N LP_LRQ0# LP_LRQ# RIN# V_0 INTVRMN LRQ[]#/PI[] P R 0KR RT LP_LRQ# LFRM#/FWH[] P LP_LFRM# R 0KR _ VP_MH_0 TY-ON- R _HLK 0KR _OUT 0T F IH_0T F _IN 0M# F H_0M# The symbol use nd source TP IH_TP F H_PULP#_IH R H_PULP#, The P/N is the main source LN_LK PULP# R 0R-0 RJ Main source:0.0.0 Q LN_RTYN H_PRLP#_R R0 0R-0 H_PRLP# H_PLP#_R nd source: N00 R0 0KR LN_RTYN PRLP# R 0R-0 H_PLP# PLP# LNRX[0] H_FRR_R LNRX[] FRR# F H_FRR# R RJ LNRX[],, RMRT# PUPWR/PO[] H_PWR LNTX[0] LNTX[] INN# H_INN# LNTX[] INIT_V# INIT# F H_INIT#, _ITLK 0 H_INTR _YN_IH Z_IT_LK INTR VP_MH_0, _YN R R Z_YN RIN# _RT#_IH RIN#, _RT# 0 R R Z_RT# NMI F H_NMI R _IN0 F Z_IN[0] MI# H_MI# RV R _IN F0 Z_IN[] 0 Z_IN[] TPLK# H_TPLK#, _OUT _OUT_IH H_THRMTRIP_R R R Z_O THRMTRIP# R RJ PM_THRMTRIP-I#, RV Layout Note: RV needs to placed TL# [0] I_0 within " of IH, RV must be placed [] I_ within " of RV w/o stub. T[0]RXN [] I_ T[0]RXP T[0]TXN # I_#0 F I_# R 0R-0 T[0]TXP # T[]RXN [0] I_0 T[]RXP [] F I_ F T[]TXN [] F I_ T[]TXP [] I_ [] I_ T_LKN [] I_ T_LKP [] I_ I_ T_RI_PN [] TRI# [] I_ F TRI [] F I_ VP_MH_0 [0] I_0 I_ R [] 0R-0 [] I_ I_IOR F IOR [] I_ R VP_MH_0 Place within 00 mils I_IRQ IIRQ [] I_ RJ of IH ball I_K# K# [] I_ I_IOW# IOW# I_IOR# IOR# RQ I_RQ H_PLP# R RJ IHM T U0VZY RT LN LP PU T -/ZLI I H_PRLP# <ore esign> Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. IH-M ( of ) ize ocument Number Rev Leopard - ate: Thursday, July 0, 00 heet of

22 U U PI coupling caps V_0 need to be within 0 mils of the driver.,,0, PI_[..0] PM_RI# T PI_0 PI_RQ#0 RI# PRn[] H PI_RXN0 PI_RQ#0 RN PI_ RQ[0]# L T0_R0 PRp[] H 0 [0] PI_RXP0 PI_TXN0_R PI_ [] PI NT[0]# PI_NT#0 F PI_RQ# T0_R T[0]P/PI[] PTn[] UV PI_TXN0 PI_TXP0_R PI_ [] RQ[]# PI_RQ# T0_R T[]P/PI[] PTp[] PI_TXP0 F PI_ NT[]# PI_NT# F UV [] PI_RQ# T0_R T[]P/PI[0] F PI_ [] RQ[]# M PI_RQ# 0 T[]P/PI[] PRn[] K PI_ [] NT[]# F PI_NT# 0 PI_RQ# PRp[] K F, M_LK RN00K PI_ [] RQ[]# Y IH_NT MLK PTn[] J PI_ NT[]# TP [], M_T W P_VR M_LINK_LRT# MT PTp[] J PI_ [] RQ[]#/PI[0] F Y IH_PO TP V_0 V_ MLINK0 LINKLRT# PI_0 [] NT[]#/PO[] W PI_RQ# MLINK MLINK[0] PRn[] M PI_ [0] RQ[]#/PI[] U IH_PO TP MH_YN# MLINK[] PRp[] M PI_ [] NT[]#/PO[] F IH_PI0_R R MH_YN# PTn[] L PI_ [] RQ[]#/PI[0] IH_PKR F IH_PO R 0KR 0KR PKR PTp[] L H PI_ [] NT[]#/PO[] TP PM_U_TT# PI_ [] W U_TT#/LPP# PRn[] P J PI_/#0,0, PI_ [] /[0]# J Y_RT# PRp[] P K PI_/#,0, PI_ [] /[]# H U Y_RT# PTn[] N K PI_/#,0, PI_ [] /[]# PTp[] N PI_/#,0, PM_MUY# PI_ [] /[]# MUY# L PI_0 [] IH_PI MI[0]RXN T MI_RXN0 PI_IR#,0, MI_RXP0 PI_ [0] IR# PP# MI# PI[] MI[0]RXP T H Layout Note: PI_PR,0, MI_TXN0 PI_ [] PR R PI[] MI[0]TXN PI coupling caps IH_PIRT# H MI_TXP0 PI_ [] PIRT# R N-U I# MI[0]TXP R H need to be within 0 mils of the driver. PI_VL#,0, PI_ [] VL# W MLRT#/PI[] PI_PRR#,0, MI_RXN PI_ [] PRR# PI_LOK# PI MI[]RXN V M MI_RXP PI_ [] PLOK# M WI# PI[] MI[]RXP V PI_RR#,0, MI_TXN PI_ [] RR# R PI[] MI[]TXN U K PI_TOP#,0, MI_TXP PI_ [] TOP# J MI[]TXP U K PI_TR#,0, PM_TPPI# PI_ [] TR# J TP_PI# MI_RXN PI_0 [] IH_PO MI[]RXN Y L TP MI_RXP PI_ [0] PO[] MI[]RXP Y K PLTRT# R TP0 [] PLT_RT# MI[]TXN W MI_TXN PILK LK_IHPI, PM_TPPU# TP_PU# MI[]TXP W MI_TXP,0, PI_FRM# J FRM# PM# P IH_PM#,0, TP0 IH_PO 0 MI_RXN TP IH_PO PO[] MI[]RXN Interrupt I/F TP0 V_0 MI_RXP INT_PIRQ# INT_PIRQ# TP0 PO[] MI[]RXP N INT_PIRQ# 0, MI_TXN INT_PIRQ# PIRQ[]# PIRQ[]#/PI[] INT_PIRQF# MI[]TXN L Place within 00 mils of IH INT_PIRQF# M_RT# MI_TXP INT_PIRQ# PIRQ[]# PIRQ[F]#/PI[] V INT_PIRQ# PIO[] MI[]TXP M INT_PIRQ# INT_PIRQ# PIRQ[]# PIRQ[]#/PI[] L INT_PIRQH# NWR_RT# P MI_LKN R PIRQ[]# PIRQ[H]#/PI[] M PIO[] LK_PI_IH# T_N R MI_LKP RF PIO[] LK_PI_IH RRV WIRL_N# T PIO[] RV[] RV[],0,, PM_LKRUN# F P_VR0 LKRUN# MI_ZOMP F RV[] RV[] F F0 P_VR PIO[] F MI_IROMP_R RV[] RV[] PIO[] MI_IROMP F RV[] TP[] U U_O# RV[] PI_WK# U WK# O[]#/PI[] U_O# O[]#/PI[0] U_O#,, PI_RIRQ 0 O[]#/PI[] RP RIRQ V_ U_O# U_O#0 O[]#/PI[] 0 IHM U_O# U_O# PM_THRM# 0 THRM# U_O#0 U_O# U_O# IH Pullups O[0]# U_O# U_O# U_O# VRM_PWR F V_ VRMPWR O[]# RP U_O# U_O# V_0 V_ PI_FRM# O[]# 0 U_O# LK_IH 0 PI_IR# INT_PIRQ# LK O[]# RP0K PI_TR# INT_PIRQ# RN0 U_PN0 TP LK_U PI_TOP# INT_PIRQF# PM_RI# LK UP[0]N U_PP0 TP INT_PIRQ# M_LINK_LRT# TP PM_U_LK UP[0]P V_0 V U_PN MLINK0 TP0 ULK UP[]N 0 U_PP MLINK UP[]P 0 RP0K,,,,,, PM_LP_# T LP_# UP[]N U_PN RP V_0,, PM_LP_# T U_PP PI_RR# RN0K TP0 IH_LP_# LP_# UP[]P 0 T U_PN PI_VL# INT_PIRQH# PI_WK# TP0 LP_# UP[]N U_PP PI_PRR# PI_RQ# UP[]P R KR IH_PWROK U_PN PI_LOK# PI_RQ# PM_TLOW#_R PWROK UP[]N U_PP PM_LKRUN# PM_PRLPVR_R UP[]P V_0 R0 KR PM_PRLPVR 0 U_PN PM_U_TT# R 00R PRLPVR UP[]N U_PP PM_U_TT# 0KR PM_TLOW#_R UP[]P RP0K V TLOW# UP[]N U_PN RP V_0 U_PP PI_RQ# V_0 UP[]P 0 PM_PWRTN# U U_PN INT_PIRQ# PI_RIRQ PWRTN# UP[]N U_PP INT_PIRQ# MH_YN# PI_RQ# PLT_RT# UP[]P V INT_PIRQ# PI_RQ#0 R 0KR R LN_RT# PM_THRM# IH_PI U_RI_PN V_0 00KR URI# RMRT#_K Y Intel. ohm % R 0KR RMRT# URI R RF RP0K PI R 0KR IHM Place within 00 mils of IH V_ V_ PIO PI-XPR irect Media Interface POWR MT LOK U R0 0KR <ore esign> 0 R R MI# MI#_K UMMY-R UMMY-R R 0 0KR 0 Wistron orporation I# F,, ec., Hsin Tai Wu Rd., Hsichih, I#_K Taipei Hsien, Taiwan, R.O.. R 0KR R UMMY-R P_VR0 P_VR P_VR PUM oard Version etting Ver. - - P_VR0 0 0 P_VR 0 0 P_VR WI# R 00KR R 00KR R 00KR HU-U To avoide leakage current WI#_K IH-M ( of ) ize ocument Number Rev Leopard - ate: Monday, July, 00 heet of

23 V_0 Layout Note: Place above caps within 00 mils of IH near F, P, V_0 U U0VMX- U0VMX- U0VMX- U0VMX- U0VMX- Layout Note: Place near pin V V F V V U T V V U T0U0V-U U0VMX- U0VMX- V V 0 V V U U0VMX- V V U V V T F V V T F V V P F V V P V V M V V M Layout Note: V V L I decoupling V V L H V_0 V V L H V V L J LL NO_TUFF aps do V V L J not have layout V V K Place within 00 requirements but if 0U0VZY-L V V 0 K mils of IH pin V_0 layout allows then place V V *Within a given well, VRF needs to be up before the L, next to IH V corresponding.v rail L V V_ 0 M V V_ M V_0 V V_ N V V_ N U0VMX- Layout Note: V V_ N U0VMX- PI decoupling V V_ N V_0 V V_ N V V_ P Layout Note: V_0 HH-0-U V V_ P istribute in PI section V_0 V_IH_ V_ V V_ P near pin - near -H 0U0VZY-L V P R V V_ P R 00R V V_ M R V V_ L T U0VMX- U0VMX- HH-0-U V V_ L Intel 0 ohm T U0VMX- V V_ J U V_IH_ VRF_0 V V_ H U V V_ H V V V_ V 0 V V_ W UV U0VZY V V_ W V Y U0VMX- V_0 V VU_ U Y U0VMX- V VU_ R V_IH_ Layout Note: V_ V_ Place near U V V_0 Place within 00 V VU_ mils of IH V IH_V_ R near pin U0VMX- U0VMX- V V 0 0R V V U0VMX- V V Intel 0 ohm HH-0-U V V U0VMX- VRF_ V V F Place both V_0 V V within 00 mils V V 0 of IH near Place within 00 V UV U0VZY mils of IH V V near pin 0 V V V V V_0 V_PLL_IH_0 U0VMX- U0VMX- V V_PI_I V_0 V V V_ V V V_ V_IH_0 Place within 00 V V_ P P-LO-PWR F P-LO-PWR mils of IH V U0VMX- 0UVKX V Layout Note: Place within 00 R0 V_0 0U0VZY-L VRF Place near mils of IH 0R-0 VMIPLL VRF VRF_0 V_ VRF_ 0UVKX R V_0 V_IH_0 VRF_U F V_ VTPLL 0 IH_VLNV Place within 00 V_0 V_ VUPLL mils of IH U0VMX- VU_ Place within 00 near, VLN_/VU_ P-LO-PWR mils of IH 0R-0 F 0 VLN_/VU_ VRT Place within 00 U0VMX- VLN_/VU_ U0VMX- mils of IH VLN_/VU_ IH_VLNV V_0 pin VLN_/VU_ VU_ VLN_/VU_ 0 U Place within 00 RT_UX_ VU_ V mils of IH Place within 00 VU_ V_PU_IO V pin 0 Layout Note: mils of IH VU_ V_PU_IO W Place near pin 0 VP_MH_0 VU_ V_PU_IO Y U0VMX- VU_ 0 V_0 VU_ U0VMX- VU_ VU_ U0VMX- U0VMX- VU_ VU_ F VU_ VU_ F Intel dummy F Layout Note: VU_ VU_ Place near <ore esign> Place within 00 VU_ VU_ mils of IH VU_ VU_ pin Place within 00 V_ Wistron orporation V_ mils of IH IHM F,, ec., Hsin Tai Wu Rd., Hsichih, pin V Taipei Hsien, Taiwan, R.O.. IH_VLNV U0VMX- U0VMX- U0VMX- PI T OR I PI U OR U PI/I RF U0VMX- U0VMX- U0VMX- U0VMX- U0VMX- U0VMX- U0VMX- Place within 00 mils of IH pin U0VMX- U0VMX- U0VMX- U0VMX- IH-M ( of ) ize ocument Number Rev Leopard - ate: Thursday, July 0, 00 heet of

Canary2 Block Diagram

Canary2 Block Diagram anary lock iagram 0- V_0 0V_0 Line Out R II IN LK N. IT V RJ- RIL PORT, RT HOT U lviso-m MI I/F IH-M PT Port Replicator ( PIN) PRINTR MHz 00MHz ROM 0 P PI U LP U MI LIN IN LIN OUT TV OUT K TM R 00/MHz

More information

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader YTM / TP0 LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz alistoga, PI xpress x V_ R_VRF_0 TI RT V M Ver.: MP / MP R Ver.:

More information

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34 MYLL lock iagram a. Line In b. Mic In c. INT Mic d. Line Out e. INT.PKR R II O-IMM R II O-IMM P Layer tackup L: ignal L: V L: ignal L: ignal L: N L: ignal ~ LK N. IT V odec L OP MOM M ard ~ RM U / MHz

More information

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802.

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802. Y lock iagram INPUT OUTPUT R LK N. IT V / MHz, R / MHz INT.PKR RJ MOM M ard H 0 ROM 0 Mobile PU Yonah eleron M, T PT HOT U 00//MHz alistoga,,, MINI U TXFM Phone lue-tooth OM LPT U x port U P RT PORT PORT

More information

AG1(Alviso) Block Diagram 2005/11/01

AG1(Alviso) Block Diagram 2005/11/01 (lviso) lock iagram 00//0 LK N. Mobile PU Project ode:.0.00 P:0-0 Line Out R II 00 MHz R II 00 MHz Line In Int. MI In INT.PKR P Layer tackup L: ignal L:V L: ignal L: ignal L: N L: ignal IT V,, odec L OP

More information

Morar Block Diagram 2005/05/28

Morar Block Diagram 2005/05/28 Morar lock iagram 00/0/ LK N. Mobile PU Project ode:.0.00 YTM / TP0, P:00- R II 0 MHz R II 0 MHz IT V,, HOT U Intel 0ML MI I/F 0MHz 00MHz,,,,0 R_VRF V_ R_VRF_ Line In Int. MI In, odec L 0MHz 0MHz LINK

More information

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec YTM / MX lock iagram RTMT-.00.0W P TKUP YTM / Max.00.00, TV Out TOP INPUT OUTPUT R LK N. / MHz, R / MHz /MHz Mobile PU Yonah eleron M HOT U 00//MHz@.0V alistoga TL+ PU I/F R Memory I/F INTRT RHPI Project

More information

立成网. 视频教程 LICHENGNB.COM

立成网. 视频教程 LICHENGNB.COM 本图纸版权属原厂家所有 仅在服务该产品使用者时使用 YTM / TP0 Project code: 9.Q0.00 INPUT OUTPUT LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz

More information

S Note-3 Block Diagram

S Note-3 Block Diagram Jan. ' Keyboard Light Thermal ensor MX99 LM I us / M us TML TRFN LIN OUT Int. MI MI IN RJ ONN Mus UNUFFR On-oard R OIMM x,,,, H 9 -PIN R OIMM UNUFFR R OIMM ocket, OP MP MX9 9 O 9,, Modem/luetooth U U lock

More information

Pamirs UMA Block Diagram

Pamirs UMA Block Diagram RJ ONN /IO/MM M/M Pro/x LK N ILPRKLFT-P RII / lot 0 RII / Ricoh R ardreader 0/00 NI Marvell 0 lot, Pamirs UM lock iagram RII hannel R II hannel PI LI Intel PU Meron M/M V F: or 00 MHz,, Host U /MHz restline-m/ml

More information

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU.

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU. M lock iagram RII lot 0 RII lot Power witch RJ ONN Line In INT.PKR Line Out (PIF) RJ INT. MI rray igital HMI (PIF),, Mini ard_ Robson Mic In -T ONN RII hannel RII hannel MP MP MOM -T IL 0/00 ontroller

More information

A8Jp/Jv/Je/Jn/Fm SCHEMATIC

A8Jp/Jv/Je/Jn/Fm SCHEMATIC Jp/Jv/Je/Jn/Fm HMTI P 0 0 0 0 ontent YTM P RF. Merom PU () Merom PU () PU P/THRML NOR LOK N. alistoga--pu alistoga--pi alistoga--r alistoga--powr alistoga--n alistoga--trap R O-IMM_0 R O-IMM_ R R TRMINTION

More information

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Project Code & Schematics Subject:

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date)   Project Code & Schematics Subject: Page of chematics Page 0 chematics Page Index 0 lock iagram 0 Penryn(HOT U) / 0 Penryn(HOT U) / 0 Penryn (Power/nd) / 0 LOK N 0 antiga (HOT) / 0 antiga (MI) / 0 antiga (RPHI) / 0 antiga (RII) / antiga

More information

THERMAL EMC2102 CRT 17 LCD HDMI MXM CONN. CardReader JMicro JMB385 LAN. MS/MS Pro/xD /MMC/SD. Giga LAN 88E PWR SW. New card. Mini Card.

THERMAL EMC2102 CRT 17 LCD HDMI MXM CONN. CardReader JMicro JMB385 LAN. MS/MS Pro/xD /MMC/SD. Giga LAN 88E PWR SW. New card. Mini Card. iger lock iagram LK N. I LPRKLFT R IMM /00 MHz INT.MI Line In MI In INT.PKR Line Out (PIF) RJ R IMM /00 MHz odec L V OP MP Q OP MP MOM M ard IO/H Mb /00MHz /00MHz ZLI PI H T O T T Mobile PU HOT U /00/0MHz@.0V

More information

RP-note4 Block Diagram

RP-note4 Block Diagram H F 0 pril 0 '0 Keyboard Light R Termination,ecap, FN Thermal ensor MX0 TPM(T0) RFI (P0) HP OUT 0 HP OUT Int. MI MI IN Mus MI IN tereo peaker x UNUFFR R OIMM Normal ocket 00-PIN R OIMM UNUFFR R OIMM Normal

More information

4, 5. SVIDEO/COMP LVDS TPS51100(G2997) ,13. Marvell 88E Mini Card. abgn/bg 23. (100mA) INT.MIC. PCIex1.

4, 5. SVIDEO/COMP LVDS TPS51100(G2997) ,13. Marvell 88E Mini Card. abgn/bg 23. (100mA) INT.MIC. PCIex1. Volvi lock iagram YTM / MX LK N. Merom -00 INPUT OUTPUT T-0 P TKUP eleron M 0 (I LPR0).0 :.MROM.0U TOP V_(). :.MROM.0U, TOUT R / MHz R, /MHz Mobile PU HOT U /MHz@.0V Intel L0 TL+ PU I/F R Memory I/F INTRT

More information

M630/M640 Main Board.

M630/M640 Main Board. chematics Page Index ( / Revision / hange ate) Page of chematics Page Rev. ate Page 0 chematics Page Index 0 lock iagram 0 Merom(HOT U) / 0 Merom(HOT U) / 0 Merom(Power/nd) / 0 0 LOK N 0 restline (HOT)

More information

MYALL M Block Diagram

MYALL M Block Diagram VRMx L UP to 0 X 00 Mini ard 0.a/b/g MV /M PI x MYLL M lock iagram,,0,,,,,, RJ TXFM a. Line In b. Mic In c. INT Mic d. Line Out e. INT.PKR M PU NPT Processor Rev. F package M H UIO nvii MV HyperTransport+

More information

F80Q SCHEMATIC Revision 2.00

F80Q SCHEMATIC Revision 2.00 F0Q HMTI Revision.00 P 0 0 0 0 ontent YTM P RF. PU-Penryn() PU-Penryn() PU P, Thermal enor LOK N._ILPRLF N_-0L ()--PU N_-0L ()--R/P N_-0L ()--R bus N_-0L ()--POWR N_-0L ()--POWR N_-0L ()--/trapping R O-IMM_0

More information

YUHINA Block Diagram G768D ICH4-M. GMCH Montara-GT. Mobile CPU Portability Mobile P4 DDR*2 HDD 17 USB 4 PORT CD ROM RGB LVDS

YUHINA Block Diagram G768D ICH4-M. GMCH Montara-GT. Mobile CPU Portability Mobile P4 DDR*2 HDD 17 USB 4 PORT CD ROM RGB LVDS R* MHz LK N. Y,0 YUHIN lock iagram, HOT U MH Montara-T ' O XQ HU I/F MHz MHz IH-M,, PI U RU TWO LOT OP MP MOM+T M ard -Link PI,, LP U R LV N IO P RU PI HK // H U PORT LN RTL 0L //, K M Touch Pad PWR W

More information

Tibet Block Diagram. DDRII 667/800 Channel A. DDRII 667/800 Channel B 3,4,5,6. HyperTransport 16X16 6.4GB/S SVIDEO/COMP RGB CRT

Tibet Block Diagram. DDRII 667/800 Channel A. DDRII 667/800 Channel B 3,4,5,6. HyperTransport 16X16 6.4GB/S SVIDEO/COMP RGB CRT Tibet lock iagram YTM / MX M PU NPT Processor Rev. package,,, RII /00 hannel RII /00 hannel RII RII lot 0 lot, INPUT TOUT OUTPUT V_ V_ YTM / MX HP PROM HP HP HyperTransport X./ VIO/OMP TVOUT INPUT TOUT

More information

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset Revision History / ORIINL RELEE Model : MEI Mobile othan with INTEL M / IH-M hipset P INEX P YTEM LOK IRM P POWER IRM & EQUENE P PIO & POWER ONUMPTION P PU anias/othan-/ P PU anias/othan-/ P LOK EN I P

More information

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E 0 0 0 0 0 0 0 lock iagram ystem etting * PU-YONH(HOT) PU-YONH(PWR) * N-PM(HOT) * U ONN * I ROM * LE * R Mx x Option PU YONH MEROM W W LOK EN I 0 FJr 0 0 0 N-PM(MI & F) N-PM(RPHI) N-PM(R) N-PM(PWR) 0 &

More information

SHINAI-3 Switchable Graphics System Block Diagram

SHINAI-3 Switchable Graphics System Block Diagram Keyboard Light HINI- witchable raphics ystem lock iagram P Layer tackup L: TOP L: INL RT Port Thermal ensor M 0 I / M us us witch I." WX+ RT LTION P connector isplay port to ocking M us Touch creen 0 UIO

More information

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N ate: //00 heet of File: :\User\..\MFO.choc rawn y: NIN_P NIN_N NOUT_P NOUT_N N_N N_P LE OLK_P OLK_N NTROUT_P NTROUT_N IN_P LK_P LK_N NV_P IN_N NV_N VO MFO.choc TK TI TO TK TI TO LK _IN ONE HWP INIT_ M

More information

Astrosphere Block Diagram

Astrosphere Block Diagram strosphere lock iagram YTM / TP M PU NPT Processor Rev. package,,, RII /00 hannel RII /00 hannel RII RII lot 0 lot, INPUT TOUT OUTPUT +VLW +VLW YTM / TP HP PROM HP HP HyperTransport X./ HMI HMI R RT TVOUT

More information

VF-co-cc. Spears AMD UMA Block Diagram. AMD CPU K8 Rev. G S1g1 package. North Bridge Ricoh R5C833 CardReader. South Bridge. Azalia CODEC OP AMP

VF-co-cc. Spears AMD UMA Block Diagram. AMD CPU K8 Rev. G S1g1 package. North Bridge Ricoh R5C833 CardReader. South Bridge. Azalia CODEC OP AMP LK N ILPR /IO/MM M/M Pro/x RJ ONN pears M UM lock iagram RII / RII / lot 0 lot Local Frame uffer RII M *, Ricoh R ardreader RealTek 0/00 RTL00 M RJ ONN MOM (Optional) igital Mic rray MI IN HP HP Internal

More information

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th n r t d n 20 0 : T P bl D n, l d t z d http:.h th tr t. r pd l 46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l

More information

C45/C46 Block Diagram

C45/C46 Block Diagram / lock iagram LK EN I LPR.00.00W Mobile PU Merom /., Project code:.u0.00 Project code:.v00.00 P Number : 0 Revision : - YTEM / TP0 INPUT TOUT OUTPUT V_() V_() YTEM / INPUT TOUT OUTPUT 0V_0(.) V_(.) R /

More information

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25 LT- lock iagram YTEM / TP0 INPUT OUTPUT 0 /MM M/M Pro/x 0 RJ ONN EXT MI LK EN ILPR Thermal ensor/ Fan control MT RII / RII / lot lot Ricoh R ardreader OROM M0/M 0/00M/000M TLE RJ ML0 ONN RELTEK H UIO OE

More information

Mocha-1 Block Diagram

Mocha-1 Block Diagram May.0 Thermal ensor MX I us / M us us witch I 0 -in- lot RJ onn udio odec IOU ard Mus UNUFFR R OIMM Normal ocket 0-PIN R OIMM UNUFFR R OIMM Reverse ocket T H Media ard Reader U U.0 H U.0 H Media lice Finger

More information

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2.

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2. R lock iagram LK EN. / MHz R MI In x I LPR / MHz odec L /MHz ZLI OP MP Q INT.PKR x OK E R PI-E PI-Express U.0 PORT/PORT Repeater/ PIEQX0 ock Port x Jack In x RJ- Ethernet Port x HMI x RT x U.0 x udio In

More information

H NT Z N RT L 0 4 n f lt r h v d lt n r n, h p l," "Fl d nd fl d " ( n l d n l tr l t nt r t t n t nt t nt n fr n nl, th t l n r tr t nt. r d n f d rd n t th nd r nt r d t n th t th n r lth h v b n f

More information

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC.

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC. E YTEM / Project code: TP P0 lock iagram YTEM / Mobile PU PWQI LK EN. ILPRYLFT-P RTMT-0-V-RT HOT U Penryn, /00/0MHz@.0V Line Out odec H udio PI-E/U.0 L IHM New card PIe ports MI In PI/PI RIE M/M Pro/ U.0

More information

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Rev M/B P/N:

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Rev M/B P/N: Page 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram Merom(HOT U) / Merom(HOT U) / Merom(Power/nd) / LOK N restline (HOT) / restline (MI) / restline (RPHI) / restline (RII) /

More information

+18VL. 220uf 25V. 0.1u C10UF. 100k AGND LEFT_OUT_+VE R19 22R -18VL. C9 150pF +18VL LEFT_OUT_-VE R uf 25V 22R

+18VL. 220uf 25V. 0.1u C10UF. 100k AGND LEFT_OUT_+VE R19 22R -18VL. C9 150pF +18VL LEFT_OUT_-VE R uf 25V 22R RVIION ROR O NO: PPROV: T: VL LFT_IN_V Pt Q 0 Q R Q 0 R Q 0nf Q 0 N W R 0 00 0k Pt R 00 R R k R W R 00 0 00u W 00pf u R 00k N Q J u 0 Q Q 0 0.u 0UF 0uf V R 00k N R R LFT_OUT_V Notes: Use either Q/Q or

More information

22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r n. H v v d n f

22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r n. H v v d n f n r t d n 20 2 : 6 T P bl D n, l d t z d http:.h th tr t. r pd l 22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r

More information

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n R P RT F TH PR D NT N N TR T F R N V R T F NN T V D 0 0 : R PR P R JT..P.. D 2 PR L 8 8 J PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D.. 20 00 D r r. Pr d nt: n J n r f th r d t r v th

More information

G792 4,5, 6,7 CLK GEN. ICS 9LPR462 (RTM870T-690) 10,11,12,13. PCI-E x 4. 25MHz KHz USB 16,17,18,19, KHz CCD.3M/1.

G792 4,5, 6,7 CLK GEN. ICS 9LPR462 (RTM870T-690) 10,11,12,13. PCI-E x 4. 25MHz KHz USB 16,17,18,19, KHz CCD.3M/1. RJ TXFM R OIMM IMM R OIMM Line In MI In INT.PKR Line Out (No-PIF) RJ IMM Yukon lock iagram Mini ard 0.a/b/g/n MHz MP Q, LN MP Q 0/00 Marvell00, INT. MI rray odec L MOM M ard H ROM R II //00 R II //00 HyperTransport

More information

Caramel-1 Block Diagram

Caramel-1 Block Diagram JUL'0 Thermal ensor MX I us / M us us witch I -in- lot RJ onn udio odec IOU ard Mus UNUFFR R OIMM Normal ocket 0-PIN R OIMM UNUFFR R OIMM Reverse ocket T H Media ard Reader U U.0 H U.0 H Media lice luetooth

More information

D t r l f r th n t d t t pr p r d b th t ff f th l t tt n N tr t n nd H n N d, n t d t t n t. n t d t t. h n t n :.. vt. Pr nt. ff.,. http://hdl.handle.net/2027/uiug.30112023368936 P bl D n, l d t z d

More information

n r t d n :4 T P bl D n, l d t z d th tr t. r pd l

n r t d n :4 T P bl D n, l d t z d   th tr t. r pd l n r t d n 20 20 :4 T P bl D n, l d t z d http:.h th tr t. r pd l 2 0 x pt n f t v t, f f d, b th n nd th P r n h h, th r h v n t b n p d f r nt r. Th t v v d pr n, h v r, p n th pl v t r, d b p t r b R

More information

4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n tr t d n R th

4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n tr t d n R th n r t d n 20 2 :24 T P bl D n, l d t z d http:.h th tr t. r pd l 4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n

More information

Th pr nt n f r n th f ft nth nt r b R b rt Pr t r. Pr t r, R b rt, b. 868. xf rd : Pr nt d f r th B bl r ph l t t th xf rd n v r t Pr, 00. http://hdl.handle.net/2027/nyp.33433006349173 P bl D n n th n

More information

SC 2003/01/03 G768D ICH4-M. GMCH Montara-GML. Project Code 91.49T Mobile CPU M/B 48.45Z01.0SC SC DDR*2 USB 3PORT HDD 18 CD ROM

SC 2003/01/03 G768D ICH4-M. GMCH Montara-GML. Project Code 91.49T Mobile CPU M/B 48.45Z01.0SC SC DDR*2 USB 3PORT HDD 18 CD ROM R* MHz LK N. I,0 M lock iagram Mobile PU P-M eleron, HOT U MH Montara-ML ' O XQ HU I/F 00MHz MHz IH-M,, PI U INT.PKR OP MP P00 MOM M ard -Link PI,, LP U R LV TV_OUT H ROM U PORT RU 0 R FW0 LN RTL 00L //

More information

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M Project Name :IIx Platform : eleron + 0 + Park + IHM PE..... PU... 0_FF. 0...... -IHM.... 0.......... 0....... POWER... 0. ONTENT INEX YTEM LOK IRM POWER IRM & EQUENE Power on equence iagram PU Penryn

More information

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA lba iscrete TI M-LP gr chematics ufp Mobile Penryn Intel antiga-pm + IHM 00-0- REV : : Nopop omponent M : Pop when antiga is M PM : Pop when antiga is PM /P : OM control if antiga is PM Wistron

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

FOXCONN Title Index Page

FOXCONN Title Index Page Page 0 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram LOK N (K0) MROM(HOT U) / MROM(HOT U) / MROM(Power/nd) / restline (HOT) / restline (MI) / restline (RPHI) / restline (RII)

More information

Kendo-3 Workstation Block Diagram

Kendo-3 Workstation Block Diagram Feb. ' 0 RT Port Thermal ensor M 0 I / M us us witch I M us Keyboard Light.'' WUX+/ WX+ L RT LTION P connector isplay port to ocking UIO OMO Jack ual Link LV T H T O R RT isplay Port isplay Port et ombo

More information

0 t b r 6, 20 t l nf r nt f th l t th t v t f th th lv, ntr t n t th l l l nd d p rt nt th t f ttr t n th p nt t th r f l nd d tr b t n. R v n n th r

0 t b r 6, 20 t l nf r nt f th l t th t v t f th th lv, ntr t n t th l l l nd d p rt nt th t f ttr t n th p nt t th r f l nd d tr b t n. R v n n th r n r t d n 20 22 0: T P bl D n, l d t z d http:.h th tr t. r pd l 0 t b r 6, 20 t l nf r nt f th l t th t v t f th th lv, ntr t n t th l l l nd d p rt nt th t f ttr t n th p nt t th r f l nd d tr b t n.

More information

Cover Sheet Block Diagram MAIN CLOCK GEN DDR CLOCK BUFFER mpga478-b INTEL CPU Sockets DDR SLOT DDR TERMINATOR SIS 961A SOUTH BRIDGE AC'97 CODEC

Cover Sheet Block Diagram MAIN CLOCK GEN DDR CLOCK BUFFER mpga478-b INTEL CPU Sockets DDR SLOT DDR TERMINATOR SIS 961A SOUTH BRIDGE AC'97 CODEC Last chematic Update ate: // M- VRION: I / HIPT Willamette/Northwood pin mp- Processor chematics over heet lock iagram MIN LOK N R LOK UFFR mp- INTL PU ockets - I / NORTH RI - PU: Willamette/Northwood

More information

4 4 N v b r t, 20 xpr n f th ll f th p p l t n p pr d. H ndr d nd th nd f t v L th n n f th pr v n f V ln, r dn nd l r thr n nt pr n, h r th ff r d nd

4 4 N v b r t, 20 xpr n f th ll f th p p l t n p pr d. H ndr d nd th nd f t v L th n n f th pr v n f V ln, r dn nd l r thr n nt pr n, h r th ff r d nd n r t d n 20 20 0 : 0 T P bl D n, l d t z d http:.h th tr t. r pd l 4 4 N v b r t, 20 xpr n f th ll f th p p l t n p pr d. H ndr d nd th nd f t v L th n n f th pr v n f V ln, r dn nd l r thr n nt pr n,

More information

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5 ate: may 0 Kiad.... ize: Id: / RPIVR alarm v. File: rpialarm.sch heet: / pittnerovi.com P0 P P 0 P0 PI VR_ IRQ IRQ VR_ V R0 00k RFM_IRQ PWM LOOP LOOP0 comm comm.sch 00uF/.V R0 00k V VR_ K VR_ V V RT P0

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

Thurman UM chematics ocument ufp Mobile Merom Intel restline-m + IHM 00-0- REV : (ELL:X0) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Thurman UM ize ocument Number

More information

l f t n nd bj t nd x f r t l n nd rr n n th b nd p phl t f l br r. D, lv l, 8. h r t,., 8 6. http://hdl.handle.net/2027/miun.aey7382.0001.001 P bl D n http://www.hathitrust.org/access_use#pd Th r n th

More information

,. *â â > V>V. â ND * 828.

,. *â â > V>V. â ND * 828. BL D,. *â â > V>V Z V L. XX. J N R â J N, 828. LL BL D, D NB R H â ND T. D LL, TR ND, L ND N. * 828. n r t d n 20 2 2 0 : 0 T http: hdl.h ndl.n t 202 dp. 0 02802 68 Th N : l nd r.. N > R, L X. Fn r f,

More information

Beyonce UMA Schematics Document. ufcpga Mobile Merom Intel Crestline-GM + ICH8M REV : -2 (DELL:A00)

Beyonce UMA Schematics Document. ufcpga Mobile Merom Intel Crestline-GM + ICH8M REV : -2 (DELL:A00) eyonce UM chematics ocument ufp Mobile Merom Intel restline-m + IHM 00-0- REV : - (ELL:00) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM ize ocument Number

More information

Th n nt T p n n th V ll f x Th r h l l r r h nd xpl r t n rr d nt ff t b Pr f r ll N v n d r n th r 8 l t p t, n z n l n n th n rth t rn p rt n f th v

Th n nt T p n n th V ll f x Th r h l l r r h nd xpl r t n rr d nt ff t b Pr f r ll N v n d r n th r 8 l t p t, n z n l n n th n rth t rn p rt n f th v Th n nt T p n n th V ll f x Th r h l l r r h nd xpl r t n rr d nt ff t b Pr f r ll N v n d r n th r 8 l t p t, n z n l n n th n rth t rn p rt n f th v ll f x, h v nd d pr v n t fr tf l t th f nt r n r

More information

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N 0 THIS RWG ONORMS TO.S. -T-0-00-0- U/0V +/-% 00N +/-0% 0N +/-0% U/0V +/-% 00N +/-0% 0 0N +/-0% R R 0R % P/0V +/-% K % U S YLLOW U 0 U U S0LV0 MLKTON /R S S R SK LS MULTI U/0V +/-% 00N +/-0% 0N +/-0% LLK+

More information

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT J KYP PWR J TX0\ RTIL RX0\ U V V NORTH V- NORTH/SH LM J RS V MIS XMIT LX00 XMIT LX00 RV MIS RV U SH V LM RN V V 0K J U LN 0 RX0\ 0 V TTRY LM Tx Out TX0\ Rx In Tx Out RTIL 0 Rx In U 0 V LM 0 PULS FOUSR-

More information

n

n p l p bl t n t t f Fl r d, D p rt nt f N t r l R r, D v n f nt r r R r, B r f l. n.24 80 T ll h, Fl. : Fl r d D p rt nt f N t r l R r, B r f l, 86. http://hdl.handle.net/2027/mdp.39015007497111 r t v n

More information

828.^ 2 F r, Br n, nd t h. n, v n lth h th n l nd h d n r d t n v l l n th f v r x t p th l ft. n ll n n n f lt ll th t p n nt r f d pp nt nt nd, th t

828.^ 2 F r, Br n, nd t h. n, v n lth h th n l nd h d n r d t n v l l n th f v r x t p th l ft. n ll n n n f lt ll th t p n nt r f d pp nt nt nd, th t 2Â F b. Th h ph rd l nd r. l X. TH H PH RD L ND R. L X. F r, Br n, nd t h. B th ttr h ph rd. n th l f p t r l l nd, t t d t, n n t n, nt r rl r th n th n r l t f th f th th r l, nd d r b t t f nn r r pr

More information

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM WJ: YONH/LITO-PM/M LOK IRM PE LOK EN. I0 PE 0 MI PREMP & INT MI PE 0, PE PE PE R VRM* F TV OUT ZLI M PE LV RT ZLI L0 UIO_MP & INT PK PE PE PE nvii M PE,,,0,, PIF JK zalia PIE LP T PE,, PE,,,,0,, Yonah

More information

Colby College Catalogue

Colby College Catalogue Colby College Digital Commons @ Colby Colby Catalogues College Archives: Colbiana Collection 1866 Colby College Catalogue 1866-1867 Colby College Follow this and additional works at: http://digitalcommons.colby.edu/catalogs

More information

Humanistic, and Particularly Classical, Studies as a Preparation for the Law

Humanistic, and Particularly Classical, Studies as a Preparation for the Law University of Michigan Law School University of Michigan Law School Scholarship Repository Articles Faculty Scholarship 1907 Humanistic, and Particularly Classical, Studies as a Preparation for the Law

More information

SJM50-PU Block Diagram

SJM50-PU Block Diagram Thermal ensor M M0 (include PIF) Line Out MI In RJ R /00 MHz R LK N. ILPR0KLFT, /00 MHz aughter oard, odec VI VT0 MOM M ard ZLI H T O T JM0-PU lock iagram INT.PKR.W OP MP RU T T T T M iffin PU (W) -Pin

More information

L53II0 M/B and Daughter P/N LIST:

L53II0 M/B and Daughter P/N LIST: Model : LII0 P P/N:L00- P P/N:L00- Intel Merom PU + M + IH-M hipset LII0 M/ and aughter P/N LIT: LII0 M/ ffiliated FF/able P/N LIT: P0 INEX P0 YTEM LOK IRM P0 POWER IRM & EQUENE P0 PIO & POWER ONUMPTION

More information

XBee Wi-Fi Dev Kit Block Diagram Socketed Through-hole Variant PART NO O c Digi International Inc. 6. Disconnect switches

XBee Wi-Fi Dev Kit Block Diagram Socketed Through-hole Variant PART NO O c Digi International Inc. 6. Disconnect switches 0 Xee Wi-i or Xee Z isconnect switches ar raph river ar raph U-to-serial converter U onnector Vibration Motor Power upply Input:.V to V Output:.V PWM-to-frequency converter circuit uzzer (kz) arrel ack

More information

Page Title of Schematics Page SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB

Page Title of Schematics Page SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB SB Page of chematics Page 0 0 chematics Page Index lock iagram 0 R&F (MI,P,FI) 0 R&F (LK,MI,JT) 0 R&F (R) 0 R&F (POWR) 0 R&F (RPHI POWR) 0 R&F (N) 09 R&F (RRV) 0 PH (H,JT,T) PH (PI-,MU,LK) PH (MI,FI,PIO)

More information

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation Inventec orporation R& ivision oard name : Mother oard chematic Project : Z (anta Rosa) Version : 0. Initial ate : March 0, 00 Inventec orporation F, No., ection, Zhongyang outh Road eitou istrict, Taipei

More information

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD 0_lock iagram 0_ystem etting 0_PU-YONH(HOT) 0_PU-YONH(PWR) 0_N-M(HOT) 0_N-M(MI & F) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM() _-IHM() _-IHM() _-IHM(PWR) 0_R O-IMM0 _R O-IMM _R TERMINTION

More information

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system.

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system. P-M-IO igital IO Module User Manual This document contains information on the IO digital IO module for the RS P system. Version v.0, 0/0/00 P-M-IO Manual ontents. igital IO Module. igital Outputs.... Using

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

Colby College Catalogue

Colby College Catalogue Colby College Digital Commons @ Colby Colby Catalogues College Archives: Colbiana Collection 1870 Colby College Catalogue 1870-1871 Colby College Follow this and additional works at: http://digitalcommonscolbyedu/catalogs

More information

SA CH SEGMENT /COMMON DRIVER FOR DOT MATRIX LCD

SA CH SEGMENT /COMMON DRIVER FOR DOT MATRIX LCD A06 A06 0 H EGMENT /OMMON RIVER FOR OT MATRIX L Ver. July, 000 A06 INTROUTION The A06 is an L driver LI which is fabricated by low power MO high voltage process technology. In segment driver mode, it can

More information

DR1 (Roberts) Schematics Document ufcpga Mobile Penryn Intel Cantiga-GM + ICH9M REV : A00

DR1 (Roberts) Schematics Document ufcpga Mobile Penryn Intel Cantiga-GM + ICH9M REV : A00 R () chematics ocument ufpg Mobile Penryn Intel antiga-gm + IHM 00-0-0 REV : 00 : Nopop omponent Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. over Page

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

" W I T H M A L I C E T O W A - P t D N O I S T E A - I S T D O H A n i T Y F O R. A L L. " A TENDERFOOT. an awful storm." At this juncture,

 W I T H M A L I C E T O W A - P t D N O I S T E A - I S T D O H A n i T Y F O R. A L L.  A TENDERFOOT. an awful storm. At this juncture, v «> X k < W L W - P N - Y F R L L / L N LWLL N UNY PR 9 WL N - [N v v NRF N -Nv j k q v v k k v k Rk x - v N W k - WLL PN NG NV k Rk G v Y L v k (?)! V W k ) W k v k P UL W Pj$ V G k v -) v k W j v k

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

Vr Vr

Vr Vr F rt l Pr nt t r : xt rn l ppl t n : Pr nt rv nd PD RDT V t : t t : p bl ( ll R lt: 00.00 L n : n L t pd t : 0 6 20 8 :06: 6 pt (p bl Vr.2 8.0 20 8.0. 6 TH N PD PPL T N N RL http : h b. x v t h. p V l

More information

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1 TERE lock iagram PE FN ENR M0RMZ PE, PU T00 xx,xx eries PE PE LK EN 0 HRER RUT F MHz Power n equence PE 0 TP PE PE LV & NV RT MH-M alistoga ML 0:00000 PE,,,,0, M nterface R-MHz ual hannel R PE,, -MM X

More information

[AKD5384] AK5384 Evaluation Board Rev.A

[AKD5384] AK5384 Evaluation Board Rev.A HI KI [K8] K8 K8 valuation oar Rev. GNRL RIPTION K8 is an evaluation boar for the igital auio bit 9k ch / converter, K8. The K8 inclues the input circuit an also has a igital interface transmitter. urther,

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

Q11 Q12 BF423 BF422 BF422 Q5 BC184L R39 5K6 Q15 BF422 R59 39K C28 C30 100UF 100NF R40 1K5 C23 100NF R38 R36 220K Q13 BF422 Q14 BF423 R71 47R

Q11 Q12 BF423 BF422 BF422 Q5 BC184L R39 5K6 Q15 BF422 R59 39K C28 C30 100UF 100NF R40 1K5 C23 100NF R38 R36 220K Q13 BF422 Q14 BF423 R71 47R R R HT+ 0 00N/ 00V R 0R R K R 0R R9 K GT RSISTORS R - R LT+ 00U MP R 0P R 00N/ R0 R Q R 0K Q VR 0R Q Q R 0R R R Q Q9 R R R K R R R 0R Q Q Q0 R R9 Q R R R R Z V Z V R K 00U/ V 00U V 9 00U/ V R0 / Q R 00N

More information

Colby College Catalogue

Colby College Catalogue Colby College Digital Commons @ Colby Colby Catalogues College Archives: Colbiana Collection 1872 Colby College Catalogue 1872-1873 Colby College Follow this and additional works at: http://digitalcommonscolbyedu/catalogs

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please

More information

Am186CC and Am186CH POTS Line Card

Am186CC and Am186CH POTS Line Card RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to

More information

PowerIn Connector to Power Modules

PowerIn Connector to Power Modules LLPWM[:0] PLOK[:0] PULPWM RWR TM TRRV W[:0] S[:0] Sheet_ Sheet_ Sheet_ PULPWM LLPWM[:0] LL[:0] GT[:0] PWMto LL[:0] PULSR nalogsignalproc PULSR LL[:0] TTRIG[:0] TTRIG[:0] S[:0] W[:0] TRRV TM RWR NGT STTN

More information

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0] STTTW STTLKW POW[:0] PTW[:0] SYNHW PLKW Sheet_ STTTS STTLKS POS[:0] PTS[:0] SYNHS PLKS Sheet_ Spareates PLKS SYNHS PTS[:0] POS[:0] STTLKS STTTS MLKS MTS Sheet_ PLKW PLKS SYNHW SYNHS PTW[:0] PTS[:0] POW[:0]

More information

N V R T F L F RN P BL T N B ll t n f th D p rt nt f l V l., N., pp NDR. L N, d t r T N P F F L T RTL FR R N. B. P. H. Th t t d n t r n h r d r

N V R T F L F RN P BL T N B ll t n f th D p rt nt f l V l., N., pp NDR. L N, d t r T N P F F L T RTL FR R N. B. P. H. Th t t d n t r n h r d r n r t d n 20 2 04 2 :0 T http: hdl.h ndl.n t 202 dp. 0 02 000 N V R T F L F RN P BL T N B ll t n f th D p rt nt f l V l., N., pp. 2 24. NDR. L N, d t r T N P F F L T RTL FR R N. B. P. H. Th t t d n t r

More information

~,. :'lr. H ~ j. l' ", ...,~l. 0 '" ~ bl '!; 1'1. :<! f'~.., I,," r: t,... r':l G. t r,. 1'1 [<, ."" f'" 1n. t.1 ~- n I'>' 1:1 , I. <1 ~'..

~,. :'lr. H ~ j. l' , ...,~l. 0 ' ~ bl '!; 1'1. :<! f'~.., I,, r: t,... r':l G. t r,. 1'1 [<, . f' 1n. t.1 ~- n I'>' 1:1 , I. <1 ~'.. ,, 'l t (.) :;,/.I I n ri' ' r l ' rt ( n :' (I : d! n t, :?rj I),.. fl.),. f!..,,., til, ID f-i... j I. 't' r' t II!:t () (l r El,, (fl lj J4 ([) f., () :. -,,.,.I :i l:'!, :I J.A.. t,.. p, - ' I I I

More information

DC/DC NVDD/+1.2V +3V/+5V +1.05V/+1.8VSUS/+1.8V/+0.9V +1.5V/+2.5V. HOST BUS 533/667 MHz. Page 12,13,14,15 INT_LVDS INT_TVOUT INT_VGA +2.

DC/DC NVDD/+1.2V +3V/+5V +1.05V/+1.8VSUS/+1.8V/+0.9V +1.5V/+2.5V. HOST BUS 533/667 MHz. Page 12,13,14,15 INT_LVDS INT_TVOUT INT_VGA +2. INT@:UM XT@:iscrete V@:M VRM V@:M VRM G@:LN 0 G@:LN G@:LN 0 0.V 0.VSUS.VSUS R-SOIMM Page 0, R-SOIMM Page 0, Parallel-H Page L (odec) & MP Page 0 Multi-ay Head phone Page Internal-MI Page LIN-IN Page Page

More information

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2 INPUT V INPUT V PGE PGE OMMUNITIONS OMMUNITIONS PGE INPUT V INPUT V PGE INPUT V INPUT V PGE POWER ISTRIUTION POWER ISTRIUTION PGE INPUT V INPUT V PGE LOK ISTRIUTION LOK ISTRIUTION PGE USF USF.prj 0th ve.

More information

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST

INDEX/ RESET& EEPROM JINPIN ELECTRICAL COMPANY LTD.ZHUHAI.S.E.Z SF_CE SF_SO SF_CLK SF_SI SF_CE SF_SO SF_CLK SF_SI PC_SCL PC_SDA SCL SDA RST N Updata /N P. R.K R 00 R 00 R.K P_SL P_S V R K SF_E U PMVF00 E SO WP VSS V HOL SK SI SF_LK V 0.UF/V SF_E SF_LK P_SL P_S SL S V SL' S' SF_E SF_LK P_SL P_S SL S V SL' S' U T 0 V WP SL S SL' S' 0.UF/V R

More information