G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC.

Size: px
Start display at page:

Download "G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC."

Transcription

1 E YTEM / Project code: TP P0 lock iagram YTEM / Mobile PU PWQI LK EN. ILPRYLFT-P RTMT-0-V-RT HOT U Penryn, /00/0MHz@.0V Line Out odec H udio PI-E/U.0 L IHM New card PIe ports MI In PI/PI RIE M/M Pro/ U.0 U ardreader PI. RT MM/ in T INT.MI U HRER MX PI-E LN TXFM RJ INPUT OUTPUT High efinition udio TRL0E H_PWR INT.PKR x LP I/F V.0 erial Peripheral I/F PI-E / U.0 TOUT Mini ard T-0 hirley Peak a/g/n ROM H 0.IHM.00U,,,, LP U P P/N : from 000 (0) REVIION : WX/X+ V_ /000MHz LV R_VREF_ R socket antiga." L TL+ PU I/F PL, R Memory I/F RT V_ V_0 INTERTE RHPI RT 0 /000MHz LV, RT I/F R socket.nti.00u,,,,,0, X MI -Link0 00MHz il T- _ORE_0 K LP TOUT PI I/F 0~.V IO Winbond M byte EU WP ONN. <ore esign> Touch INT. Wistron orporation U x WebOM luetooth.0 F,, ec., Hsin Tai Wu Rd., Hsichih, Pad K Taipei Hsien, Taiwan, R.O.. LOK IRM U.0 U.0 U.0 INPUT TOUT INPUT TOUT RT0 INPUT OUTPUT V_() V_() OUTPUT 0V_M() V_(0) R_VREF_0 (.) PU / IL OUTPUT ize ocument Number Rev P0 ate: Tuesday, ugust, 00 heet of 0 UP+V V 00m

2 V_0 V_MPWR_0 V_0 V_LKPLL_0 V_0 V_LKEN_0 R 0R00-P UVKX-P UVZY-P UVZY-P R 0R00-P UVZY-P UVZY-P UVZY-P UVZY-P U0VZY-P UVZY-P UVZY-P E UVZY-P R 0R00-P UVZY-P UVZY-P 0 UVZY-P UVZY-P U0VZY-P E PIN NME P0VJN-P ERIPTION V_0 PLKLK PLKLK PLKLK PLKLK V_LKEN_0 V_MPWR_0 V_LKPLL_0 LK_MH_OE# RJ--P PLKLK0 R R R 0KRJ--P 0KRJ--P TP-P TP PLKLK PLK_FWH PLK_K PLK_IH LK_IH LK_IH ILPRYLFT setting table PI0/R#_ R 0KRJ--P R 0KRJ--P E P0VJN-P E R 0KRJ--P R 0KRJ--P P0VJN-P E P0VJN-P R 0KRJ--P E P0VJN-P R 0KRJ--P,,, PLK_FWH PLK_K PLK_IH LK_Reader LK_IH PU_EL0 PU_EL PU_EL LK_IH P0VJN--P X X-M-P P0VJN--P EN_XTL_IN EN_XTL_OUT yte, bit 0 = PI0 enabled (default) = R#_ enabled. yte, bit controls whether R#_ controls R0 or R pair yte, bit 0 = R#_ controls R0 pair (default), = R#_ controls R pair TP-P TP R R R R R R MRF-P PLKLK RJ--P PLKLK R RJ--P PLKLK R RJ--P PLKLK R EN_XTL_OUT EN_XTL_IN RJ--P RJ--P LK KRJ--P 0KRJ--P RJ--P PU_EL_R U VPI V VPLL VREF VR VPU V_IO VPLL_IO VR_IO VR_IO VR_IO VPU_IO PI0/R#_ PI/R#_ PI/TME PI PI/_ELET PI_F/ITP_EN X X U_MHZ/FL FL/TET_MOE REF0/FL/TET_EL NPI N N N NR NR NPU NREF NR ILPRYLFT-P.0.00W T LK RT0/OTT_ R0/OT_ MHZ_NON/RT/E MHZ_/R/E RT/TT R/T RT/R#_ R/R#_ RT R PI_TOP# PU_TOP# RT R 0 RT/R#_F R/R#_E PUT_ITP/RT PU_ITP/R PUT_F PU_F 0 PUT0 PU0 K_PWR/P# N# RT 0 R R/R#_ RT/R#_H RT0 R0 REFLK_ REFLK#_ REFLK_ REFLK#_ M_IH, M_IH, LK_PIE_T_R LK_PIE_T#_R LK_MH_PLL_R LK_MH_PLL#_R LK_PIE_MINI_R LK_PIE_MINI#_R LK_PIE_IH_R LK_PIE_IH#_R LK_PIE_NEW_R LK_PIE_NEW#_R LK_PIE_LN_R LK_PIE_LN#_R LK_MH_LK_R LK_MH_L#_R LK_PU_LK_R LK_PU_LK#_R LK_PIE_MINI_R LK_PIE_MINI#_R LK_PIE_PE_R LK_PIE_PE#_R LK_PWR RN RN0J--P PM_TPPI# PM_TPPU# RN RN0J--P RN RN0J--P RN RN0J--P TP0 TP-P TP TP-P RN0 RN0J--P RN RN0J--P RN RN0J--P R 0KRJ--P RN RN0J--P RN RN0J--P RN RN0J--P RN RN0J--P V_0 REFLK REFLK# REFLK REFLK# LK_PIE_T LK_PIE_T# LK_MH_PLL LK_MH_PLL# LK_PIE_MINI LK_PIE_MINI# LK_PIE_IH LK_PIE_IH# LK_PIE_NEW LK_PIE_NEW# LK_PIE_LN LK_PIE_LN# LK_MH_LK LK_MH_LK# LK_PU_LK LK_PU_LK# LK_PIE_MINI LK_PIE_MINI# PI/R#_ yte, bit 0 = PI enabled (default) = R#_ enabled. yte, bit controls whether R#_ controls R or R pair yte, bit 0 = R#_ controls R pair (default) = R#_ controls R pair PI/TME PI PI/M_EL PI_F/ITP_EN 0 = Overclocking of PU and R llowed = Overclocking of PU and R NOT allowed 0 = Pin as PU_TOP#, pin as PI_TOP#. = Pins, as R- differential pair. 0 = Pin as R-, Pin as R-#, Pin as OT, Pin as OT# = Pin as MHz, Pin as MHz_, Pin as R-0, Pin as R-0# 0 =R/R# = ITP/ITP# EL F EL F EL0 F PU F 0 00M X 0 0 M M 0 M M M 00M M 0M UM Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. lock enerator ize ocument Number Rev P0 ate: Thursday, ugust, 00 heet of 0

3 E H_#[..] H_#[..] U OF H_# J 0V_0 H_TP#[..0] H_# # # H H_# H_TP#[..0] L H_# # NR# E H_NR# L H_#[..0] H_# # PRI# H_PRI# H_#[..0] K H_# # M H_# # EFER# H H_EFER# N Place testpoint on H_# # R# F H_R# R J H_IERR# with a N H_#0 # Y# E RJ--P H_Y# N 0." away H_# 0# P H_# # R0# F H_REQ#0 P H_# # L H_IERR# H_# # IERR# 0 TP TP-P P H_# # INIT# H_INIT#, P H_# # R # LOK# H H_LOK# H_T#0 M H_PURT# U OF T0# H_REQ#[..0] H_REQ#0 REET# H_R#[..0] K H_R#0 H_#0 H_# H_REQ# REQ0# R0# F E H_R# H_THERM H_# 0# # Y H H_# H_REQ# REQ# R# F F H_R# H_# # # K H_# H_REQ# REQ# R# E H_# # # V J H_# H_REQ# REQ# TR# H_TR# H_# # # V L H_# REQ# F H_HIT# H_# # # V H_# H_# HIT# 00P0VKX-P H_HITM# H_THERM H_# # # T Y H_# H_# # HITM# E E H_# # # U U H_# H_# # E XP_PM#0 H_# # # U R TP TP-P H_#0 H_#0 # PM0# K XP_PM# H_# # 0# Y W TP TP-P H_# H_# 0# PM# XP_PM# H_#0 # # W U TP TP-P H_# H_# # PM# J XP_PM# H_# 0# # Y Y TP TP-P H_# H_# # PM# J XP_PM# H_# # # W U TP TP-P H_# H_# # PR# H XP_PM# H_# # # W R TP TP-P H_# H_# # PREQ# F XP_TK H_# # # T TP TP-P H_# H_# # TK K XP_TI H_# # # T TP TP-P H_# H_# # TI H XP_TO # # W TP TP-P H_TN#0 J H_TN# H_# # TO XP_TM TN0# TN# Y W TP TP-P H_TP#0 H H_TP# H_# # TM XP_TRT# TP0# TP# Y TP TP-P H_INV#0 H H_INV# H_#0 # TRT# XP_REET# INV0# INV# U U TP TP-P H_# 0# R# 0 V H_# # W R0 0V_0 H_# N H_# H_# # H_# # # E R-P K H_# H_# # THERML H_# # # P H_#0 H_# # PU_PROHOT#_R PU_PROHOT#_R H_# # 0# R H_# # PROHOT# H_#0 # # H_# H_T# V T# THRM H_THERM L H_THERM H_# 0# # M H_# THRM H_0M# H_# # # L H_# 0M# H_FERR# PM_THRMTRIP-#, H_# # # 0 M H_# FERR# THERMTRIP# R H_INNE# H_# # # E 0R00-P P H_# INNE# H_# # # F P H_# H_TPLK# H_TPLK#_R H_# # # R P H_# H_INTR LK_PU_LK H_# # # E 0RJ--P TPLK# T H_# LINT0 HLK LK0 H_NMI LK_PU_LK# H_# # # R H_#0 LINT LK H_MI# H_# # 0# L H_# MI# PM_THRMTRIP# 0V_0 H_#0 # # T H_# RV_PU_ should connect to H_# 0# # F TP-P TP0 M N H_# RV_PU_ IH and MH # # TP-P TP RV#M N H_TN# L H_TN# RV_PU_ without T-ing TN# TN# E TP-P TP RV#N T R H_TP# M H_TP# RV_PU_ ( No stub) Layout Note: TP# TP# F TP-P TP RV#T V KRF--P H_INV# N H_INV# RV_PU_ "PU_TLREF0" INV# INV# 0 TP-P TP RV#V TP-P TP0 RV_PU_ RV# 0." max length. PU_TLREF0 OMP0 RV_PU_ TET TLREF OMP0 R R RF-L-P TP-P TP RV# OMP RV_PU_ TET TET MI OMP U R RF-L-P TP-P TP RV# OMP RV_PU_ RV_PU_ TET OMP TP-P TP RV# 0 R RF-L-P R TP-P TP OMP RV_PU_0 TET TET OMP Y R RF-L-P TP-P TP RV# F RV#F F TP-P TP RV_PU_ TET F H_PRTP#,, TP-P TP RV_PU_ RV_PU_ TET PRTP# E TP-P TP KEY_N TET PLP# H_PLP# PWR# H_PWR# -KT-PU, PU_EL0 EL0 PWROO H_PWR.00.00, PU_EL EL LP# H_PULP#, PU_EL EL PI# E PI# REERVE R ROUP 0 R ROUP IH XP/ITP INL ONTROL TP TP-P KRF--P KP0VKX-P T RP0 T RP T RP T RP H_INV#[..0] H_TN#[..0] H_INV#[..0] H_TN#[..0] 0V_0 -KT-PU XP_TM XP_TI XP_PM# XP_TO H_PURT# R R R R R RF-L-P RF-L-P RF-L-P RF-L-P RF-L-P V_0 TET R KRJ--P TET R KRJ--P TET 0 U0VKX-P Net "TET" as short as possible, make sure "TET" routing is reference to N and away other noisy signals Layout Note: omp0, connect with Zo=. ohm, make trace length shorter than 0.". omp, connect with Zo= ohm, make trace length shorter than 0.". XP_REET# R 0RF--P ZZZZ XP_TK R RF-L-P XP_TRT# R RF-L-P ll place within " to PU Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PU ( of ) ize ocument Number Rev P0 ate: Thursday, ugust, 00 heet of 0 E

4 E U OF _ORE _ORE P P U OF _ORE P R R 0 R R 0 0 F T T T T U U 0 U U V 0 0 V V V W W W 0 E W E0 Y 0 E Y E Y E Y E E 0V_0 E0 F 0 F0 F F F E 0 F E F E 0V_0 E F0 E E E PU_ E0 R0 0R00-P P E PU_V E P V E E R 0R00-P P J E E P K E E P M F E T P J F E0 T0UVM-P P K F F P M F F P N F F0 P N F layout note: "V 0" F P R F F P R F as short as possible F P T F F P T V_0 F P V V 0 F0 P W L H H0KFT0-P 0 H H_VI[..0] H H_VI0 VI0 H H_VI _ORE 0UVMX-P VI F J H_VI VI E J H_VI VI F J H_VI 0 J H_VI E TP TP-P VI E R VI F K H_VI 00RF-L-P-U E 0 VI E K E 0 K E K E ENE F _ENE L E L E L E _ENE L E TP TP-P ENE E M Layout Note: TP TP-P M R F M -KT-PU 00RF-L-P-U ENE and ENE lines F M should be of equal length. F N F N F N Layout Note: F N Provide a test point (with F P no stub) to connect a TP TP-P differential probe F between ENE and ENE at the location -KT-PU where the two.ohm resistors terminate the ohm transmission line. U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P 0UVKX-P U0VKX-P UVMX-LP UVMX-LP U0VKX-P U0VKX-P UVMX-LP U0VKX-P UVMX-LP U0VKX-P UVMX-LP U0VKX-P UVMX-LP U0VKX-P UVMX-LP UVKX-P UVKX-P UVMX-LP UVMX-LP Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. PU ( of ) ize ocument Number Rev P0 ate: Monday, ugust, 00 heet of 0 E

5 H_WIN routing Trace width and pacing use 0 / 0 mil H_WIN Resistors and apacitors close MH 00 mil ( MX ) H_ROMP routing Trace width and pacing use 0 / 0 mil H_WIN U0VKX-P H_ROMP R RF-L-P Place them near to the chip ( < 0.") 0V_0 0V_0 R RF--P R0 00RF-L-P-U R KRF--P H_#[..0] H_VREF H_#[..0] H_PURT# H_PULP# R H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_WIN H_ROMP H_VREF U F H_#_0 H_#_ F H_#_ E H_#_ H_#_ H H_#_ H H_#_ F H_#_ H_#_ H H_#_ M H_#_0 M H_#_ J H_#_ J H_#_ N H_#_ J H_#_ P H_#_ L H_#_ R H_#_ N H_#_ L H_#_0 M H_#_ J H_#_ N H_#_ R H_#_ N H_#_ N H_#_ P H_#_ N H_#_ L H_#_ N0 H_#_0 M H_#_ Y H_#_ H_#_ Y H_#_ Y0 H_#_ Y H_#_ Y H_#_ Y H_#_ W H_#_ H_#_0 Y H_#_ H_#_ H_#_ H_#_ H_#_ 0 H_#_ H_#_ E H_#_ E H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ E H_#_ F H_#_ H_#_ E H_#_ H_#_ E H_#_0 E H_#_ H_#_ H_#_ H_WIN E H_ROMP H_PURT# E H_PULP# H_VREF H_VREF HOT OF 0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_# H_T#_0 H_T#_ H_NR# H_PRI# H_REQ# H_EFER# H_Y# HPLL_LK HPLL_LK# H_PWR# H_R# H_HIT# H_HITM# H_LOK# H_TR# H_INV#_0 H_INV#_ H_INV#_ H_INV#_ H_TN#_0 H_TN#_ H_TN#_ H_TN#_ H_TP#_0 H_TP#_ H_TP#_ H_TP#_ H_REQ#_0 H_REQ#_ H_REQ#_ H_REQ#_ H_REQ#_ H_R#_0 H_R#_ H_R#_ F H M J P R N M E P F 0 J E0 H J0 L L J H0 K 0 F K L0 H F E 0 H H J F H E H J L Y Y L0 M E L M E K F F H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_INV#0 H_INV# H_INV# H_INV# H_TN#0 H_TN# H_TN# H_TN# H_TP#0 H_TP# H_TP# H_TP# H_REQ#0 H_REQ# H_REQ# H_REQ# H_REQ# H_R#0 H_R# H_R# H_#[..] H_# H_T#0 H_T# H_NR# H_PRI# H_REQ#0 H_EFER# H_Y# LK_MH_LK LK_MH_LK# H_PWR# H_R# H_HIT# H_HITM# H_LOK# H_TR# H_INV#[..0] H_TN#[..0] H_TP#[..0] H_#[..] H_INV#[..0] H_TN#[..0] H_TP#[..0] H_REQ#[..0] H_R#[..0] R KRF--P UVZY-P 0R00-P NTI-M-P-U-NF.NTI.00U ZZZZ Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. antiga ( of ) ize ocument Number Rev P0 ate: Thursday, ugust, 00 heet of 0

6 V_0 R0 KRF-P F R K0RF-P F R K0RF-P F0 U OF 0 U OF 0 FOR antiga:. ohm Teenah:. ohm 0V_0 M_ROMP_VOH M_ROMP_VOL V_0 PM_YN#,, H_PRTP#, R R R R R R R R R R R R R R R,,,,, VTE_PWR PLT_RT# V_0 PWROK KRF-P KRF-P KRF-P KRF-P KRF-P, PM_THRMTRIP-#, PM_PRLPVR KRF-P KRF-P KRF-P RN0 R KRF--P F F F F F F F F0 F F F F F F F V_ UVMX--P 0UVKX-P R K0RF--P UVMX--P RN RN0KJ--P KRF-P KRF-P KRF-P KRF-P KRF-P KRF-P KRF-P 0 0UVKX-P PM_EXTT#0 PM_EXTT# RN0KJ--P R KRF--P M_ROMPP M_ROMPN F F F F F F F F0 F F F F F F F F F F0 H_PRTP#_MH R 0R00-PPM_EXTT#0 PM_EXTT# PWROK_ R 0RJ--P RTIN# N_THERMTRIP# R 0R00-P PM_PRLPVR R 00RJ--P LTL_LK LTL_T,,, 00P0VJN-P V_ R 0RF-L-P R 0RF-L-P F setting PU_EL0 PU_EL PU_EL R 0R00-P M N R T H H0 H H K L K N M T M Y F H F T R P P0 P N M E N P T R0 M0 L H P R T R N P T0 T T0 R F H E H F H H H H H F H E F F REERVE#M REERVE#N REERVE#R REERVE#T REERVE#H REERVE#H0 REERVE#H REERVE#H REERVE#K REERVE#L REERVE#K REERVE#N REERVE#M REERVE#T REERVE# REERVE# REERVE#M REERVE#Y REERVE# REERVE#F REERVE#H REERVE#F F_0 F_ F_ F_ F_ F_ F_ F_ F_ F_ F_0 F_ F_ F_ F_ F_ F_ F_ F_ F_ F_0 PM_YN# PM_PRTP# PM_EXT_T#_0 PM_EXT_T#_ PWROK RTIN# THERMTRIP# PRLPVR N# N#F N# N# N#H N# N#E N#H N#F N# N#H N#H N#H N#H N# N#H N#F N#H N# N#E N# N#F N# N# N#F N# RV F PM N R LK/ ONTROL/OMPENTION LK MI RPHI VI ME MI H _K_0 _K K_0 _K K#_0 _K# K#_0 _K# KE_0 _KE KE_0 _KE #_0 _# #_0 _# OT_0 _OT OT_0 _OT_ M_ROMP M_ROMP# M_ROMP_VOH M_ROMP_VOL M_VREF M_PWROK M_REXT M_RMRT# PLL_REF_LK PLL_REF_LK# PLL_REF_LK PLL_REF_LK# PE_LK PE_LK# MI_RXN_0 MI_RXN_ MI_RXN_ MI_RXN_ MI_RXP_0 MI_RXP_ MI_RXP_ MI_RXP_ MI_TXN_0 MI_TXN_ MI_TXN_ MI_TXN_ MI_TXP_0 MI_TXP_ MI_TXP_ MI_TXP_ FX_VI_0 FX_VI_ FX_VI_ FX_VI_ FX_VI_ FX_VR_EN L_LK L_T L_PWROK L_RT# L_VREF P_TRLLK P_TRLT VO_TRLLK VO_TRLT LKREQ# IH_YN# TTN# H_LK H_RT# H_I H_O H_YN P T V U0 R R U V0 Y Y Y V R Y F Y H F H V R F E F F E E E E H E0 E E H0 E E E H E F H F E H H N J H N M E K H 0 M_ROMPP M_ROMPN M_ROMP_VOH M_ROMP_VOL M_REXT R RF--P R_RMRT# TP TP-P REFLK REFLK# REFLK REFLK# MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP LPWROK_MH MH_LVREF LK_MH_OE# TTN# H_LK H_RT# H_I H_O H_YN M_LK_R0 M_LK_R M_LK_R M_LK_R M_LK_R#0 M_LK_R# M_LK_R# M_LK_R# M_KE0, M_KE, M_KE, M_KE, M_0#, M_#, M_#, M_#, M_OT0, M_OT, M_OT, M_OT, LK_MH_PLL LK_MH_PLL# MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP R_VREF_ REFLK REFLK# REFLK REFLK# R 0R00-P V_0 R 0KRJ--P R0 RJ--P 0V_0 V_ L_LK0 L_T0 PWROK, L_RT#0 LK_MH_OE# MH_IH_YN# TP TP-P TP TP-P TP TP-P TP0 TP-P TP TP-P U0VKX-P R0 KRF--P R KRF--P 0V_0 R0 KRF--P TP-P TP-P TP-P TP-P TP-P TP-P TP-P TP-P TP-P TP-P TP-P TP-P TP-P TP-P TP-P TP-P FOR antiga:00 ohm Teenah: ohm TP TP0 TP TP TP TP TP TP TP TP TP TP TP TP TP TP MH_LUE MH_REEN MH_RE MH_LK MH_T MH_HYN MH_VYN L_VREF = 0.V R RF--P LKLT_TRL MH_L_ON LTL_LK LTL_T EI_LK EI_T MH_LV_ON L_LV MH_TXOUT0+ MH_TXOUT+ MH_TXOUT+ MH_TXOUT+ MH_TXOUT0- MH_TXOUT- MH_TXOUT- MH_TXOUT- MH_TXLK- MH_TXLK+ MH_TXLK- MH_TXLK+ MH_TXOUT0- MH_TXOUT- MH_TXOUT- MH_TXOUT- MH_TXOUT0+ MH_TXOUT+ MH_TXOUT+ MH_TXOUT+ R RF--P R RF--P MH_LUE MH_REEN MH_RE MH_LK MH_T RT_IREF R0 K0RF--P MH_LUE MH_REEN MH_RE EI_LK EI_T MH_LV_ON LI R0 RF--P L M M K J M E E 0 H E 0 0 H F0 0 H J F K F H K H E E J H J J E L FOR antiga:.0k_% ohm Teenah:.k ohm RT_IREF routing Trace width use 0 mil L_KLT_TRL L_KLT_EN L_TRL_LK L_TRL_T L LK L T L_V_EN LV_I LV_V LV_VREFH LV_VREFL LV_LK# LV_LK LV_LK# LV_LK LV_T#_0 LV_T#_ LV_T#_ LV_T#_ LV_T_0 LV_T_ LV_T_ LV_T_ LV_T#_0 LV_T#_ LV_T#_ LV_T#_ LV_T_0 LV_T_ LV_T_ LV_T_ TV_ TV_ TV_ TV_RTN R 0RF--P R 0RF--P R 0RF--P TV_ONEL_0 TV_ONEL_ RT_LUE RT_REEN RT_RE RT_IRTN RT LK RT T RT_HYN RT_TVO_IREF RT_VYN NTI-M-P-U-NF MH_L_ON MH_LV_ON LI LV PI-EXPRE RPHI TV V PE_OMPI PE_OMPO PE_RX#_0 PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_0 PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ PE_RX_0 PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_0 PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_RX_ PE_TX#_0 PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_0 PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX#_ PE_TX_0 PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_0 PE_TX_ PE_TX_ PE_TX_ PE_TX_ PE_TX_ R R R T T H J L L0 N P N T U Y Y Y H J L L N0 P N T U Y W Y 0 J M M M0 M R N T0 U U0 Y0 0 J L M M M R N T U U Y Y KRF-P PE_MP 00KRJ--P 00KRJ--P R RF-P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. NTI-M-P-U-NF.NTI.00U antiga ( of ) ize ocument Number Rev P0 Wednesday, ugust, 00 ate: heet of 0

7 M Q[..0] M Q[..0] M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q U J _Q_0 J _Q_ N _Q_ M _Q_ J _Q_ J0 _Q_ M _Q_ M _Q_ N _Q_ N _Q_ U0 _Q_0 T _Q_ N _Q_ N _Q_ U _Q_ U _Q_ V _Q_ Y _Q_ 0 _Q Q_ V _Q_0 Y _Q Q_ 0 _Q_ Y _Q Q_ V _Q_ T _Q_ Y _Q Q_ V _Q_0 W _Q Q_ U _Q Q Q_ U _Q_ V _Q Q Q Q_0 _Q_ U0 _Q_ V _Q Q Q_ Y _Q Q_ V _Q_ V _Q_ T _Q_0 N _Q_ U _Q_ U _Q_ T _Q_ N0 _Q_ M _Q_ M _Q_ J _Q_ J _Q_ N _Q_0 M _Q_ J _Q_ J _Q_ R YTEM MEMORY OF 0 0 _R# _# _WE# _M_0 _M M M M M M M Q_0 _Q Q Q Q Q Q Q Q#_0 _Q# Q# Q# Q# Q# Q# Q# M_0 _M M M M M M M M M M_0 _M M M M_ T 0 0 Y0 M T Y U Y T J J T W U M J T Y U M H F W H H Y M M0 M M M M M M M M M M M M M M M Q0 M Q M Q M Q M Q M Q M Q M Q M Q#0 M Q# M Q# M Q# M Q# M Q# M Q# M Q# M 0 M M M M M M M M M M 0 M M M M M M[..0] M Q[..0] M Q#[..0] M [..0] M Q[..0] M #0, M #, M #, M R#, M #, M WE#, M M[..0] M Q[..0] M Q#[..0] M [..0], M Q[..0] M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q UE K _Q_0 H _Q_ P _Q_ P _Q_ J _Q_ J _Q_ M _Q_ P _Q_ U _Q_ U _Q Q_0 Y _Q_ T _Q_ R _Q Q Q Q Q Q_ F _Q_ E _Q_0 _Q_ F0 _Q_ F _Q Q_ F _Q_ H _Q Q_ H0 _Q Q Q_0 H _Q_ H _Q Q_ H _Q Q_ H _Q_ F _Q_ F _Q Q Q_0 _Q_ Y _Q_ Y _Q_ F _Q_ F _Q Q Q_ V _Q_ U _Q_ R _Q_0 N _Q_ Y _Q_ V _Q_ P _Q_ R _Q_ L _Q_ L _Q_ J _Q_ H _Q_ M _Q_0 M _Q_ H _Q_ J _Q_ R YTEM MEMORY OF 0 0 _R# _# _WE# _M_0 _M M M M M M M Q_0 _Q Q Q Q Q Q Q Q#_0 _Q# Q# Q# Q# Q# Q# Q# M_0 _M M M M M M M M M M_0 _M M M M_ U F M Y 0 F P K L V H U N L V H H T N V U W U W T W Y H U M M0 M M M M M M M M M M M M M M M Q0 M Q M Q M Q M Q M Q M Q M Q M Q#0 M Q# M Q# M Q# M Q# M Q# M Q# M Q# M 0 M M M M M M M M M M 0 M M M M M M[..0] M Q[..0] M Q#[..0] M [..0] M R#, M #, M WE#, M #0, M #, M #, M M[..0] M Q[..0] M Q#[..0] M [..0], NTI-M-P-U-NF NTI-M-P-U-NF.NTI.00U.NTI.00U Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. antiga ( of ) ize ocument Number Rev P0 ate: Thursday, ugust, 00 heet of 0

8 TP TP V_ 0V_0 TP-P _X_ENE _X_ENE TP-P OF 0 U P _M N _M H _M _M F _M _M _M _M _M Y _M W _M V _M U _M T _M R _M P _M N _M H _M _M F _M 0 _M H _M _M F _M _M _M _M _M Y _M W _M V _M U _M T _M R _M P _M _M/N _M/N _M/N _M/N W _M/N W _M/N T _M/N Y _X E _X _X _X E _X _X _X Y _X E _X _X _X _X J _X _X E _X _X _X Y _X H0 _X F0 _X E0 _X 0 _X 0 _X 0 _X T _X T _X M _X L _X E _X J _X H _X _X F _X _X _X Y _X V _X U _X N _X M _X U _X T _X J _X_ENE H _X_ENE POWER M FX NTI-M-P-U-NF.NTI.00U FX NTF U close to U M LF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _M_LF _M_LF _M_LF _M_LF _M_LF _M_LF _M_LF 0V_0 W V W V W V W V W V M L K W V U M0 K0 W0 U0 M L K J H F E Y W V U M K H F E Y W V M L K J H F E Y W V U T 0V_0 T0UVM-LP V M_LF_MH M_LF_MH M0 M_LF_MH V M_LF_MH Y M_LF_MH M0 M_LF_MH M_LF_MH UVMX-P U0VKX-P U0VKX-P UVMX-P Place P where LV and R taps UVMX-P 0V_0 Place on the Edge U0VKX-P U0VKX-P UVMX-P U0VKX-P U0VKX-P UVMX-P UVZY-P UVMX-P U0VKX-P FOR M U0VKX-P U0VKX-P T0 T0UVM--P UVMX-LP 0UVMX-P UVMX-LP oupling P 0 UVMX-LP UVMX-LP UVKX-P Place on the Edge FOR ORE 0 oupling P 0 mils from the Edge U0VKX-P UVMX-LP V_ 0 U0VKX-P 0UVMX-P U0VKX-P oupling P U0VKX-P U0VKX-P 0 U0VKX-P U0VKX-P 0 U0VKX-P U0VKX-P R _MH_ T 0R00-P Y V U M K J F E Y W V U H F J E H F J H F UF ORE NTI-M-P-U-NF.NTI.00U POWER NTF 0V_0 Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. antiga ( of ) ize ocument Number Rev P0 OF 0 _NTF M _NTF L _NTF K _NTF J _NTF H _NTF _NTF E _NTF _NTF _NTF Y _NTF W _NTF U _NTF M0 _NTF L0 _NTF K0 _NTF H0 _NTF 0 _NTF F0 _NTF E0 _NTF 0 _NTF 0 _NTF 0 _NTF Y0 _NTF W0 _NTF V0 _NTF U0 _NTF L _NTF K _NTF J _NTF H _NTF _NTF E _NTF _NTF _NTF Y _NTF W _NTF V _NTF L _NTF K _NTF L _NTF K _NTF K _NTF K _NTF K ate: Thursday, ugust, 00 heet of 0

9 V_0 UVZY-P 0V_0 0V_RUN_PEPLL 0ohm 0m L LMN-P U0VKX-P 0V_0 0V_0 0V_U_MH_PLL V_0 R 0R-0-U-P UVMX-P UVMX-P R 0R-0-U-P Imax = 00 m U VIN VOUT N EN/EN# N# RT-PR-P.0.F R 0R-0-U-P 0 UVMX-P UVMX-P V_0_ 0V_U_MH_PLL M PLL M PLL M MPLL 0ohm.m L FM0KF--P U0VKX-P 0UVMX-P.m m m VRUN_TV V_0_ L V_RT_0 H0K-T0P.m 0V_0 0V_U_MH_PLL L VRUN_Q UVKX-P H0K-T0P 0ohm 00MHz 0 0UVKX-P U0VKX-P UVZY-P M HPLL 0ohm m L FM0KF--P U0VKX-P UVKX-P R 0R00-P 0UVKX-P U0VKX-P U0VKX-P U0VKX-P UVKX-P V_0_ L H0K-T0P 0V_0 V_0 0V_0 0UVKX-P M V_0_ VTV L H0K-T0P 0 0ohm 00MHz 0UVKX-P U0VKX-P 0V_RUN_PEPLL m m V_ 0.m 0m 0 0m.m 0m M M PLL M PLL M HPLL V_TXLV_ M MPLL R E _MPLL 0RJ--P V_TXLV J _LV KP0VKX-P.m J _LV V_0 R _PE_ 0RJ--P _PE_ U0VKX-P 0V_RUN_PEPLL UVKX-P U0VKX-P UVMX-LP U0VKX-P R 0RJ--P 0 U0VKX-P U0VKX-P UVMX-LP U0VKX-P U0VKX-P U0VKX-P _H VRUN_TV VRUN_Q R0 V_U_LV 0R-0-U-P U0VKX-P U0VKX-P V_0 _RT RT F L _PLL _PLL _HPLL _PE_PLL R0 _M P0 _M N0 _M R _M P _M N _M T _M R _M P _M P _M_K N _M_K P _M_K N _M_K N _M_K M _M_K_NTF M _M_K_NTF M _M_K_NTF L _M_K_NTF M _M_K_NTF L _M_K_NTF M _M_K_NTF L _M_K_NTF _TV TV_ M L F 0V_HV_0 R 0R00-P R 0RJ--P T--F-P U0VKX-P UH _H _TV _Q _HPLL _PE_PLL M _LV L _LV V_HV_0 RT PLL LV PE M TV H LV NTI-M-P-U-NF.NTI.00U 0 0UVMX-P POWER K TV/RT XF M K MI HV PE _XF _XF _XF _M_K _M_K _M_K _M_K _TX_LV LF OF 0 _HV _HV _HV _PE _PE _PE _PE _PE _MI _MI _MI _MI LF LF LF U T U T U T U0 T0 U T U T U T U T U T V U V U T V U F H0 0 F0 K V U V U U H F H L m LF LF LF UVKX-P 00m 0m 0V XF 0UVMX-P U0VKX-P V_U_M_K m V_HV_0 0V_0 0V_0 UVKX-P UVMX-LP UVMX-LP UVMX-LP 0V_0 m 0 UVKX-P UVMX--P U0VKX-P 0 UVKX-P 0 UVKX-P m UVKX-P ZZZZ R 0R00-P U0VKX-P 0UVMX-P 0UVMX-P 0 UVKX-P UVKX-P R0 0R00-P 0V_0 m T T0UVM-P V_ R RF-P 0UVMX-P KP0VKX-P U0VKX-P V_TXLV_ R V_ 0R-0-U-P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. antiga ( of ) ize ocument Number Rev ustom P0 ate: Wednesday, ugust, 00 heet of 0 UVMX-P

10 UI U R L W N J F Y T N L Y V R M V R P H F F H Y U T M F V U M J Y T N J E N L U M H Y U T M 0 0 V0 N0 H0 E0 T M J E N L H U H Y U T J F F W T N J H K U NTI-M-P-U-NF.NTI.00U OF 0 M E P L J F H Y U T F M J F E W V R L H P L H N K F N T N K H F V T R J E Y P K H F F H F H V R J Y N L J E F Y T J H F R L K J F E H Y J UJ 0 OF 0 H L Y W L U E P N Y H U F N J R E M J N J 0 0 W0 V T0 T J0 M 0 M Y0 N0 K0 H F0 0 Y 0 L J H F E W T R V M L H R P F W U U N R N P K J H E F E W Y M K M P H U N U J U E U N L _NTF F E _NTF F _NTF V V _NTF J0 T _NTF M M _NTF F _NTF J _NTF U _NTF U _NTF L0 _NTF V0 Y _NTF N _NTF L H _NTF J _NTF Y _NTF U N NTF #H H 0 NTF #H H V0 NTF # T0 NTF # J0 NTF # E0 0 N#E E M0 N# F N# N# N N# M N# N# N# N# H N# N# V N# T N# N#F F N#E E N# N# NTI-M-P-U-NF.NTI.00U NTF TET PIN:,,,H,H NTF N TP TP-P TP TP-P TP0 TP-P TP TP-P TP0 TP-P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. antiga ( of ) ize ocument Number Rev P0 ate: Monday, ugust, 00 heet 0 of 0

11 M 0 M M M M M M M M M M M 0 M M M Q0 M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q0 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M M Q# M Q# M Q# M Q# M Q# M Q#0 M Q# M Q# M_LK_R# M_LK_R M_LK_R# M_LK_R IM_ M M0 M M M M M M M M M M M M M M M_IH M_IH M_LK_R0 M_LK_R#0 M_LK_R# M_LK_R M Q0 M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M 0 M M M M M M M M M M 0 M M M M M M M M M M M M M0 M M M M M M M Q M Q M Q M Q M Q0 M Q M Q M Q M Q# M Q# M Q# M Q# M Q# M Q# M Q#0 M Q# M Q M R_VREF R_VREF TP R_VREF TP V_0 V_0 V_ R_VREF TP R_VREF TP V_ V_0 M #, M #0, M #, M_OT, M_OT, M [..0], M Q[..0] M Q[..0] M Q#[..0] M M[..0] M_LK_R M_LK_R# M_LK_R M_LK_R# M_#, M_#, M_KE, M_KE, M #, M WE#, M_IH, M_IH, M R#, M_0#, M_#, M_KE0, M_KE, M R#, M #, M WE#, M_OT, M_OT0, M Q[..0] M Q#[..0] M M[..0] M #, M #0, M #, M [..0], M Q[..0] M_LK_R0 M_LK_R#0 M_LK_R M_LK_R# ize ocument Number Rev ate: heet of Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. P0 R ocket 0 Thursday, ugust, 00 ize ocument Number Rev ate: heet of Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. P0 R ocket 0 Thursday, ugust, 00 ize ocument Number Rev ate: heet of Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. P0 R ocket 0 Thursday, ugust, 00 R OKET Place near M Place near M UVZY-P UVZY-P /P 0 0 _ Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q 0 Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q 0 Q Q Q Q Q Q0 Q Q Q 0 Q Q Q Q Q Q Q0 0 Q Q Q N#0 0 N# N# N#0 0 N#/TET 0# 0 # KE0 KE 0 R# 0 # WE# 0 L OT0 OT VREF N 0 Q0 Q Q Q 0 Q Q Q Q Q0# Q# Q# Q# Q# Q# Q# Q# M0 0 M M M M 0 M M 0 M K0 0 K0# K K# 0 00 V_P V V V V V V V 0 V 0 V V V V N 0 MH MH MH MH M KT-OIMM00-P.00.E M KT-OIMM00-P.00.E R0 0KRJ--P R0 0KRJ--P /P 0 0 / Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q 0 Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q 0 Q Q Q Q Q Q0 Q Q Q 0 Q Q Q Q Q Q Q0 0 Q Q Q Q0# Q# Q# Q# Q# Q# Q# Q# Q0 Q Q Q 0 Q Q Q Q OT0 OT VREF N 0 R# 0 WE# 0 # 0# 0 # KE0 KE 0 K0 0 K0# K K# M0 0 M M M M 0 M M 0 M L VP 0 00 N#0 0 N# N# N#0 0 N#/TET V V V V V V V 0 V 0 V V V V N 0 NP NP NP NP M R-00P--P-U M R-00P--P-U UVZY-P UVZY-P 0P0VJN-P 0P0VJN-P K TP K TP UVMX--P UVMX--P UVZY-P UVZY-P K TP K TP K TP K TP 0P0VJN-P 0P0VJN-P K TP K TP UVZY-P UVZY-P UVMX--P UVMX--P UVMX--P UVMX--P 0P0VJN-P 0P0VJN-P 0 0P0VJN-P 0 0P0VJN-P R0 0R00-P R0 0R00-P K TP K TP UVMX--P UVMX--P

12 PRLLEL TERMINTION ecoupling apacitor R_VREF_ Put decap near power(0.v) and pull-up resistor Put decap near power(0.v) and pull-up resistor RN RNJ--P M M M_KE, M #, R_VREF_ UVZY-P R_VREF_ UVZY-P R_VREF_ 0 UVZY-P R0 RJ--P R0 RJ--P R RJ--P R0 RJ--P R RJ--P R RJ--P M M 0 M M_#, M_OT, M_KE, M [..0], UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P RN M M M M M [..0], UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P RNJ--P RN M RNJ--P RN M 0 M M M_OT, M_#, M R#, M #, UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P UVZY-P RNJ--P RN0 M M M M RNJ--P RN RNJ--P RN M RNJ--P RN M 0 M M M #0, M WE#, M #, M_#, M_OT0, M_0#, M R#, M #, Place these aps near M V_ UVZY-P UVZY-P UVZY-P Place these aps near M V_ UVZY-P 00 UVZY-P UVZY-P RNJ--P RN RNJ--P RN M M RNJ--P RN M M M M #0, M WE#, M #, M_OT, M_KE0, M #, M_KE, UVZY-P UVMX--P 0 UVMX--P UVMX--P UVMX--P UVMX--P UVZY-P 0 UVMX--P 0 UVMX--P 0 UVMX--P UVMX--P 0 UVMX--P RNJ--P RN RNJ--P M M M M 0 Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. R Termination Resistor ize ocument Number Rev P0 ate: Thursday, ugust, 00 heet of 0

13 V_0 V_ TP_LE# RF--P R PWR_LE# RF--P R LE K LE-W--P LE K LE-W--P TP_LE# PWR_LE# TP POWER WIRELE UTTON & LE V_0 V_ V_0 V_0 LE PWR_LE# K RF--P R LE-W--P LE WLN_LE#_ RF--P R.00.0 LE-W--P.00.0 LE P_LE# K R0 RF--P LE-W--P K WLN_LE# P_LE# V_0 WLN_LE# WLN_LE# 0KRF--P R aps Lock WLN Q R WLN_LE WLN_LE E R PTEU--P R00 0KRJ--P WIRELE_TN# UVZY-P.00.0 V_ R RF--P LE TLOW_LE# K LE-Y--P.000.J0 TLOW_LE# T LOW & IN POWER UTTON & LE V_UX_ R0 00KRJ--P W PWR_TN# R0 K_PWRTN# W-TT--P RJ--P E0 UVZY-P V_0 R T_LE# RF--P LE K LE-Y--P.000.J0 T_LE# LUE TOOTH TP UTTON & LE LE Location V_0 T_LOW WLN PWR ON TP NUM. R0 00KRJ--P W W-TT--P.000. UVZY-P W TP_TN# P. T W-TT--P.000. UVZY-P LE / W Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. ize ocument Number Rev P0 ate: Thursday, ugust, 00 heet of 0

14 0P0VJN-P RT_X RT V_0 RT_T MLX-ON-0-P-U 0.F R RT_T_R H_OK_EN# KRJ--P V_UX_ R KRJ--P UVZY-P MEI_LE# R 0KRJ--P Z_ITLK Z_YN Z_RT# T-H PT&T-O 0W-P UVZY-P Z_IN0 Z_OUT RT_UX_ R 0KRJ-L-P R 0KRJ-L-P R MRJ--P INTRUER# E0 P0VJN-P TP-P TP 0 T_RXN0 0 T_RXP0 0 T_TXN0 0 T_TXP0 T_RXN T_RXP T_TXN T_TXP UVZY-P 0 0P0VJN-P RT_X INTVRMEN LN00_LP LRQ0# TP TP-P V_LRQ_0 TP TP-P E LN_LK 0TE N K0TE H_0M# TP-P TP LN_RTYN 0M# J LN_RTYN H_PRTP# R PRTP# J H_PRTP#,, F H_PLP# RJ--P LN_RX0 PLP# E LN_RX H_FERR#_R LN_RX FERR# J H_FERR# R RJ--P LN_TX0 PUPWR H_PWR 0V_0 LN_TX E LN_TX INNE# F H_INNE# H_PWR V_ LN_OK# 0 H_INIT#, R 0KRJ--P INIT# E R 00RF-L-P LN_OK#/PIO H_INTR V_0 LN_OMP INTR KRIN# R RF-L-P LN_OMPI RIN# L LN_OMPO H_NMI R0 RJ--P Z_ITLK_R NMI F F H_MI#_R H_MI# 0V_0 R RJ--P Z_YN_R H_IT_LK MI# F H R 0RJ--P H_YN H_TPLK# R RJ--P Z_RT#_R TPLK# H E R RJ--P H_RT# H_THERMTRIP_R THRMTRIP# PM_THRMTRIP-#, F R RF-L-P R0 0RJ--P TP-P TP Z_IN H_IN0 IH_TP TP TP-P TP-P TP Z_IN H_IN PEI H Z_IN H_IN E TP-P TP H_IN R RJ--P Z_OUT_R TRXN H H_OUT TRXP J H_OK_EN# TTXN H_OK_RT# H_OK_EN#/PIO TTXP F E TP-P TP H_OK_RT#/PIO MEI_LE# TRXN H TLE# TRXP J T_RXN0 TTXN E0 J T_RXP0 T0RXN TTXP F0 H 0UVKX-P T_TXN0_ T0RXP F LK_PIE_T# 0UVKX-P T_TXP0_ T0TXN T_LKN H T0TXP T_LKP J LK_PIE_T T_RXN T_RXP 0UVKX-P 0UVKX-P R 0MRJ-L-P T_TXN_ T_TXP_ LP_L0 LP_L LP_L LP_L TRI LP_L[0..] R LP_LFRME#, RF-L-P LP_L[0..], 0V_0 H_PLP# 0V_0 Place within 00 mils to IH ball Layout note: R needs to placed within " of IH, R must be placed within " of R w/o stub RT_UX_ RT_UX_ integrated Vccus_0,Vccus_,VccL_ INTVRMEN High=Enable Low=isable ZZZZ R 0RJ--P X X-KHZ-PU UVZY-P R 0KRF-L-P LN00_LP R 0RJ--P RT_RT# RT_RT# F0 INTRUER# U0 RTX RTX RTRT# RTRT# INTRUER# INTVRMEN LN00_LP H TRXN J TRXP TTXN F TTXP RT LP LN / LN PU IH T OF FWH0/L0 K FWH/L K FWH/L L FWH/L K FWH/LFRME# K LRQ0# J LRQ#/PIO J TRI# J TRI H R RJ--P IHM-P-NF.IHM.00U R 0KRF-L-P INTVRMEN integrated VccLan_0VccL_0 LN00_LP High=Enable Low=isable Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. IH-M ( of ) ize ocument Number Rev P0 ate: Thursday, ugust, 00 heet of 0

15 U0 OF New ard LN Miniard Miniard PIE_RXN PIE_RXP PIE_TXN PIE_TXP PIE_RXN PIE_RXP PIE_TXN PIE_TXP PIE_RXN PIE_RXP PIE_TXN PIE_TXP PIE_RXN PIE_RXP PIE_TXN PIE_TXP TP-P TP TP-P TP TP-P TP TP-P TP U_O#0 U_O# PIE_TXN_ PIE_TXP_ UVKX-P PIE_TXN_ PIE_TXP_ U0VKX-P PIE_TXN_ PIE_TXP_ U0VKX-P PIE_TXN_ 0 PIE_TXP_ U0VKX-P R RF-L-P PI_LK PI_0# PI_# PI_MOI PI_MIO U_O#0 U_O# U_O# U_O# U_O# U_O# U_O# U_O# U_O# U_O# U_O#0 U_O# N N P P L L M M J J K K H H E E F F F E N N N P M N M M N N P P U_RI_PN PERN MI0RXN PERP MI0RXP PETN MI0TXN PETP MI0TXP PERN MIRXN PERP MIRXP PETN MITXN PETP MITXP PERN MIRXN PERP MIRXP PETN MITXN PETP MITXP PERN MIRXN PERP MIRXP PETN MITXN PETP MITXP PERN MI_LKN PERP MI_LKP PETN PETP MI_ZOMP MI_IROMP PERN/LN_RXN PERP/LN_RXP UP0N PETN/LN_TXN UP0P PETP/LN_TXP UPN UPP PI_LK UPN PI_0# UPP PI_#/PIO/LPIO UPN UPP PI_MOI UPN PI_MIO UPP UPN O0#/PIO UPP O#/PIO0 UPN O#/PIO U UPP O#/PIO UPN O#/PIO UPP O#/PIO UPN O#/PIO0 UPP O#/PIO UPN O#/PIO UPP O#/PIO UP0N O0#/PIO UP0P O#/PIO UPN UPP URI URI# PI-Express PI irect Media Interface V V U U Y Y W W T T F F W W Y Y W W V V U U U U MI_RXN0 MI_RXP0 MI_TXN0 MI_TXP0 MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP LK_PIE_IH# LK_PIE_IH MI_IROMP_R UPN0 UPP0 UPN UPP UPN UPP UPN UPP 0 MOIFY UPN UPP UPN UPP UPN UPP UPN UPP UPN0 UPP0 UPN UPP V_0 R RF-L-P INT_PIRQ# INT_PIRQ# INT_PIRQ# INT_PIRQ# U0 0 E E E0 0 F F E F0 0 F 0 F F H H 0 H J PIRQ# E PIRQ# J PIRQ# PIRQ# PI PI_REQ#0 REQ0# F PI_NT#0 NT0# PI_REQ# REQ#/PIO0 PI_NT# NT#/PIO PI_REQ# REQ#/PIO F PI_NT# NT#/PIO F PI_REQ# REQ#/PIO E PI_NT# NT#/PIO F /E0# /E# /E# /E# Interrupt I/F IHM-P-NF.IHM.00U OF PI_/E#0 PI_/E# PI_/E# PI_/E# IH_PME INT_PIRQE# INT_PIRQF# INT_PIRQ# INT_PIRQH# TP TP-P TP TP-P TP TP-P TP TP-P TP0 TP-P TP0 TP-P TP0 TP-P PI_IR# IR# PI_PR TP TP-P PR E PIRT# PIRT# R PIRT#, PI_EVEL# R RJ--P EVEL# PI_PERR# PERR# E PI_LOK# PLOK# PI_ERR# ERR# J PI_TOP# TOP# PI_TR# TR# F PI_FRME# R FRME# PLT_RT#_R PLT_RT#,,,, 0RJ--P PLTRT# 00P0VJN-P PILK PME# R PLK_IH PIRQE#/PIO H PIRQF#/PIO K PIRQ#/PIO F PIRQH#/PIO TP0 TP-P TP TP-P V_0 R PI_MOI IHM-P-NF.IHM.00U KRJ--P OOT IO trap PI_NT#0 PI_# OOT IO Location 0 PI 0 PI LP(efault) swap override strap INT_PIRQ# PI_ERR# INT_PIRQF# V_0 RP 0 RNKJ--P-U V_0 INT_PIRQE# INT_PIRQH# INT_PIRQ# INT_PIRQ# INT_PIRQ# PI_REQ#0 V_0 RP V_0 0 PI_TR# PI_PERR# PI_IR# RNKJ--P-U U_O#0 U_O# U_O# U_O# RN RN0KJ--P V_ PI_NT# low = swap override enable high = default PI_NT#0 KRJ--P R PI_# KRJ--P R0 PI_NT# KRJ--P R0 PI_REQ# INT_PIRQ# PI_REQ# PI_LOK# V_0 RP 0 V_0 PI_TOP# PI_EVEL# PI_REQ# PI_FRME# RNKJ--P-U U_O# U_O#0 U_O# U_O# V_ RP 0 V_ U_O# U_O# U_O# U_O# RN0KJ-L-P ll the pull hugh circuit can be modified for routing smoothly. ZZZZ Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. IH-M ( of ) ize ocument Number Rev P0 ate: Thursday, ugust, 00 heet of 0

16 No Reboot trap PKR LOW = efaule High=No Reboot Z_PKR TOUT LOK KIP_PWOR# R 0KRJ--P PWROK PM_LN_ENLE R 0RJ--P INT_ERIRQ PM_LKRUN# _EI# R KRJ--P V_0 V_0 R0 0KRJ--P R 0KRJ--P R 0KRJ--P EWI# RP 0 V_ PIE_WKE# U_PWR_K PM_RI# REET# M_LINK_LERT# M_LERT# V_ PM_TLOW#_R RN0KJ-L-P 0 P-OPEN RN RN0KJ--P KIP_PWOR# V_ - Place 0 under min card R 0KRJ--P P-OPEN PM_TPPI# PM_TPPU# V_0 0KRJ--P 0KRJ--P, M_LK, M_T V_ R 0KRJ--P V_0 IH_PIO R 00KRJ--P R R0 0KRJ--P TP-P TP R 0KRJ--P PM_YN# PM_LKRUN#, PIE_WKE# INT_ERIRQ THRM#, VTE_PWR Z_PKR MH_IH_YN# TP-P TP0 MLK M_LINK_LERT# MT E MLINK0 LINKLERT#/PIO0/LPIO MLINK MLINK0 MLINK PM_RI# PM_U_TT# REET# M_LERT# IH_TP R U_TT#/LPP# Y_REET# PMYN#/PIO0 IH_TP 0 R0 R R 0RJ--P T 0KRJ--P LK_EL TH/PIO H _EI# _EI# TH/PIO EWI# EWI# TH/PIO PIO LN_PHY_PWR_TRL/PIO P_VER ENERY_ETET/PIO E IH_PIO TH0/PIO K TP-P TP IH_PIO0 PIO F LOK PIO0 J R0 R V_0 KIP_PWOR# LOK/PIO R 0KRJ--P PIO TLKREQ# PIO L 0KRJ--P IH_P_VER0 TLKREQ#/PIO E IH_P_VER LO/PIO TOUT TOUT0/PIO F R IH_PIO TOUT/PIO H I KRJ--P IH_PIO PIO PIO/LPIO F M MLERT#/PIO TP_PI# E TP_PU# L LKRUN# E0 WKE# M ERIRQ J THRM# U0 RI# VRMPWR M PKR J MH_YN# TP H0 PWM0 J0 PWM J PWM IHM-P-NF.IHM.00U M T PIO locks Y PIO Power MT MI PIO ontroller Link OF T0P/PIO TP/PIO TP/PIO TP/PIO LK H LK F ULK H T0P F TP E IH_PIO 0 IH_PIO P LP_# LP_# E LP_# _TTE#/PIO PWROK PRLPVR/PIO TLOW# PWRTN# LN_RT# RMRT# K_PWR LPWROK LP_M# 0 0 M R 0 R R L_LK0 F L_LK L_T0 F L_T L_VREF0 L_VREF L_RT0# F L_RT# LP# _TTE# PM_PRLPVR_R PM_TLOW#_R PWRTN#_IH PM_LN_ENLE RMRT#_ PM_LP_M# IH_PIO PIO/MEM_LE U_PWR_K PIO0/U_PWR_K IH_PIO PIO/_PREENT IH_PIO PIO/WOL_EN 0 V_ LK_IH LK_IH PWROK, PWROK, L_LK0 L_LK L_T0 L_T L_VREF0_IH L_VREF_IH L_RT#0 L_RT# V_ PM_U_LK LK_PWR IH_PIO IH_PIO TP PM_LP_#,,,,, PM_LP_#,,, TP TP-P TP TP-P TP0 TP-P R R0 0KRJ--P 00KRJ--P T0P R 0RJ--P R 00KRJ--P TP0 TP-P --P U0VKX-P V_ R KRF-P RN R 0KRJ--P PM_PRLPVR, PM_PWRTN# U0VKX-P V_0 R0 KRF-P R RF--P V_0 RN0KJ--P R RF--P V_ R 0RJ--P R IH_P_VER0 IH_P_VER V_0 0KRJ--P 0KRJ--P R R0 R 0KRJ--P R 0KRJ--P PlanarI (,0) : 0,0 : 0, :,0 :, RMRT#_K T--F-P 0KRJ--P R RMRT#_ 00KRJ--P ZZZZ Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. IH-M ( of ) ize ocument Number Rev P0 ate: Friday, ugust, 00 heet of 0

17 m VREF_0 Layout Note: Place near IH m VREF_ V_0 V_0 V_ m *Within a given well, VREF needs to be up before the corresponding.v rail V_0 V_ V_0 V_0 V_0 m in 0;m in // R0 0R00-P V_0 U0VKX-P 0 HH-0PT HH-0PT 0 U0VKX-P U0VKX-P U0VKX-P U0VKX-P UVKX-P U0VKX-P R 00RJ--P R 00RJ--P L0 IN-UH--P 0m U0VKX-P m U0VKX-P T T0UVM-P V_0 V_0 U0VKX-P RT_UX_ T0 U0VKX-P m V_0 u in. V_PLL_0 UPLL=m TUVM-P L0 U0VKX-P IN-UH--P 0 T U0VKX-P TUVM-P U0VKX-P m 0 U0VKX-P U0VKX-P U0VKX-P 0UVMX-P U0VKX-P U0VKX-P VREF_0 VREF_ U0VKX-P VccLan0 U0VKX-P VLNPLL_IH 0UVMX-P R0 V_LN_0 0R00-P U0F RT VREF E VREF_U E E E E E F H H J J K K L L L M M N N N P P R R R R T T T T U U V V U W W K Y Y J TPLL E F H J E F 0 H0 J0 0 J UPLL 0 LN_0 LN_0 LN_ LN_ LNPLL LN_ LN_ E LN_ E LN_ LN_ IHM-P-NF.IHM.00U P RX TX U ORE LN POWER ORE PU PU P_ORE PI OF _0 _0 _0 _0 _0 _0 _0 _0 _0 _0 _0 _0 _0 _0 _0 _0 _0 _0 _0 _0 _0 _0 _0 _0 _0 _0 MIPLL MI MI V_PU_IO V_PU_IO H UH U_0 U_0 U_ U_ U_ U_ U_ U_ U_ U_ U_ U_ U_ U_ U_ U_ U_ U_ U_ U_ U_ U_ U_ U_ L_0 L_ L_ L_ E F L L L L L L M M P P T T U U V V V V V V R W Y J 0 F0 0 F J J K J J F F E F T T T T T T U U V V W W Y Y T 0V_MI_IH_0 Vccus_0[] Vccus_0[] Vccus_[] Vccus_[] Vccus_0[] Vccus_[] V_PORE_IH_0 U0VKX-P U0VKX-P U0VKX-P U0VKX-P V_IH_L_ m V_0 U0VKX-P U0VKX-P. Layout Note: Place near IHM.V_.V_H.V_.V_U_H 0 U0VKX-P U0VKX-P U0VKX-P U0VKX-P V_0 R0 0R00-P V_0 _=0m TP0 TP-P TP TP-P TP TP-P U0VKX-P U0VKX-P 0 0UVKX-P U0VKX-P UVMX-P 0UVMX-P 0 V_MIPLL_IH_0 m V_0 R 0R00-P U0VKX-P U0VKX-P 0 0UVKX-P 0 U0VKX-P m m V_ m V_ 0UVKX-P U0VKX-P R 0R00-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P m IN-UH--P U0VKX-P 0V_0 U0VKX-P V_0 L 0UVMX-P 0V_0 U0VKX-P m 0V_0 T T0UVM-P UVMX-P.V_.V_H.V_.V_U_H R 0RJ--P R 0RJ--P R 0RJ--P R 0RJ--P V_0 V_0 V_ V_0 Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. IH-M ( of ) ize ocument Number Rev P0 Thursday, ugust, 00 ate: heet of 0

18 E U0E OF H J J J K K L L L L L L L M 0 M M M M M M M M N N N N N N E N E N E N E N E P E P E0 P E P E P E P E P E P F P F V_ V_0 P F P F P H R F R F R F R F RN R F R R R R 0 T T T V_0 T T H T H T H H U H U H U H U Q H U, M_LK N00W--P M_IH, H U H J U J U J U J V V, M_T V M_IH, V V 0 V V Q & Q connect MLINK and V MU in ) for Mus.0 W compliance W MU W E Y E Y E Y E Y E Y E E H E F F F F NTF_# TP0 TP-P NTF_# TP00 TP-P NTF_# TP TP-P NTF_# TP TP-P NTF_# TP0 TP-P NTF_# TP TP-P NTF_#J J TP TP-P NTF_#J J TP TP-P Wistron orporation NTF_#H H TP0 TP-P H F,, ec., Hsin Tai Wu Rd., Hsichih, NTF_#J J TP TP-P H Taipei Hsien, Taiwan, R.O.. NTF_#J J TP TP-P H NTF_#H H TP TP-P H NTF TET PIN:,,,,, H,J,J,H,J,J IHM-P-NF.IHM.00U RNKJ-0-P IH-M ( of ) ize ocument Number Rev P0 ate: Monday, ugust, 00 heet of 0 E

19 TEMP. igital Output ata its ign M L EXT V_ *Layout* mil UVZY-P FN_ UVKX-P --P 00P0VKX-P FN_ R0 0KRJ--P FN_F KP0VKX-P *Layout* mil 0.F0.00 FOX-ON--P-U FN V_0 etting T as 0 egree V_EREE =(((egree-)*0.0)+0.)*, R 0RJ--P - PWROK V_ *Layout* 0 mil UVZY-P V_EREE V_0 0 PM_LP_#,,,,, _REET# UVZY-P M_ M_ V 0 _XP _XP LERT# _REET# _K _THERM# V_EREE XP:0 egree (PU) XP:H/W etting 00(ystem) XP:0 egree (YTEM) _XN _XN Place near chip as close as possible _XP _XP _XN.For PU ensor 0P0VJN-P 00P0VKX-P.ystem ensor, Put between PU and N. V_0 H_THERM H_THERM K suspend clock output V_ LERT# _THERM# THRM# E_RT#,,,,, PM_LP_# PM_U_LK U N Y 0 P-LOE P-LOE R0 0KRJ--P R0 0RJ--P R 0RJ--P _K V_UX_ R KRF-L-P Y R 00KRJ--P R KRF-L-P U N LV0W--P 0 U0VZY-P 0 UVZY-P 0 LERT# L U N# FN REET# F LK XP THERM# XP THERM_ET XP FU-P.0.0 N N 0 N N N 00P0VKX-P R 0RJ--P E Q MMT0--P R0 0RJ--P V_UX_ HT0KR-P R 00KRJ--P R 0KRJ--P NW--F-P E_RT# U0VZY-P _ENLE U Y N LV0W--P R 0RJ--P PWR EN R0 0RJ--P INTRUER# (dummy, K already delay) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Thermal/Fan ontrollor ize ocument Number Rev P0 ate: Thursday, ugust, 00 heet of 0

20 T H onnector H T_TXP0 T_TXN0 T_RXN0 T_RXP0 V_0 K MPT-P T_RXN0_ T_RXP0_ lose and to T H ONN. UVZY-P 0 0 0UVKX-P T 0U0VZY-P MH 0 0 MH P-ON--P-U 0.F0.0 ZZZZ Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. H / ROM / LUNH ize ocument Number Rev P0 ate: Thursday, ugust, 00 heet 0 of 0

21 U ONN R 0R00-P V_U_0 U V_ UPN UPP R 0R00-P R 0R00-P U_- U_+ V_U_0 KT--P--P-U.0.T U UVKX-P U_O#0 T T0UVM--P U_PWR_EN# E UVZY-P U IN# OUT# IN# OUT# OUT# O# EN/EN# N PU-P mil T T0UVM--P E UVZY-P V_U_0 E 000P0VJN-P UPN UPP U_- U_+ R KT--P--P-U.0.T 0R00-P U oard ONN N 0 V_0 NUM_LE# TP TP-P U_PWR_EN# U_O# UPN UPP UPN0 UPP0 E UVZY-P UVZY-P V_ T T0UVM--P MLX-ON--P 0.F0.0 ZZZZ U / LUETOOTH Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. ize ocument Number Rev P0 ate: Thursday, ugust, 00 heet of 0

22 V_V V V_ V_V V_V R 0KRJ--P U TN-H--P R KR-P R 0R00-P 0 0 mils 0 0 UVZY-P OR N K I O LN_EE LN_EEK LN_EEI LN_EEO UVZY-P UVZY-P Place beside Pin. of U UVZY-P UVZY-P UVZY-P UVZY-P For 0E only. TP-P TP TP-P TP YELLOW_LE# REEN_LE# X XTL-MHZ-0-P R0 P0VJN--P P0VJN--P 0 mils V_V V_V V_V V_V LN_X LN_X V_LN LN_RET KRF-P R is.k for 0E; R is K for 0E V V_LN V V_LN 0 mils T UVMX-P 00 UVZY-P R 0R-0-U-P R 0R-0-U-P For 0E only. 0 mils 0 mils T UVMX-P R 0R-0-U-P UVZY-P 0 UVZY-P UVZY-P 0 mils 0 UVZY-P 0 UVZY-P UVZY-P V_EV UVZY-P UVKX-P Placed closed Pin. is 0.uF for 0E; is.uf for 0E 0 UVZY-P UVZY-P V_V UVZY-P UVZY-P MK00L--F-P R KRJ--P R KRF-P V_0 K U RTL0EL-V-R-P LN_EEK LN_EEI V_V LN_EEO LN_EE V_V 0 V_V IOLTE# LN_LKREQ_R EEK EEI/UX V EEO EE V TET TET TET TET N# V IOLTE# TET TET0 LKREQ# V PI 0 PO N# V LE LE LE LE0 V N# KXTL 0 KXTL N# VTRL RET N N# EN HON HOP EV REFLK_M REFLK_P EN HIN HIP N# V PERT# LNWKE# MPIN MPIN0 0 0 V_EV PIE_RXP_ PIE_RXN_ N N V_V V_EV VTRL V MIP0 MIN0 N# MIP MIN N# N# N#0 0 N# N# N# N# V V V_LN V_V MIP0 MIN0 V_V MIP MIN V_V V_V V_V TP TP-P TP TP-P LN_WKE# R 0R00-P LN_RT E R 0RJ--P P0VJN-P PIE_TXP PIE_TXN LK_PIE_LN LK_PIE_LN# PIE_RXP PIE_RXN U0VKX-P MIP0 MIN0 MIP MIN PIE_WKE#, PIRT#, PIE_TXP PIE_TXN LK_PIE_LN LK_PIE_LN# PIE_RXP PIE_RXN MIP0 MIN0 MIP MIN For 0E only. LN_LKREQ_R R R RF-P R R RF-P 0UVKX-P R LN_LKREQ TP 0RJ--P TP-P For 0E only. 0UVKX-P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. LN RTL0E ize ocument Number Rev P0 ate: Thursday, ugust, 00 heet of 0

23 E For 0E only. V_V R 0RJ--P MIP XF RJ_ LN onnector 0UVKX-P 0UVKX-P MIN XRF_R XRF_R MIP0 MIN RJ_ RJ_ RJ_ R0 0R00-P XRF_RX XRF_MT R0 0R00-P XRF_RX_ XRF_MT_ XFORM-P--P-U..0 LN_TERMINL KPKVKX-P RJ_ RJ_ RN RNJ--P RJ_ RJ_ RJ_ RJ_ RJ_ RJ_ MH MH 0 RJ RJ-0-P.0.I.N Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. RJ LN ONN ize ocument Number Rev P0 ate: Thursday, ugust, 00 heet of 0 E

24 hirley Peak(WLN) New ard KT V_ FI-ON--P NP V_NEW_0 0 0 MINI PIE_TXP PIE_TXN N 0 NP RUP--P PIE_RXP PIE_WKE# MINI_WKE# V_.H0.00 PIE_RXN R 0R00-P 0 T_UY N LK_PIE_NEW WIFI_UY LK_PIE_NEW# MINI_LK_REQ# PPE# TP-P TP N 0 TP-P TP0 ONN_LKREQ# LK_PIE_MINI# LK_PIE_MINI N PERT# V_NEW_, PIE_WKE# N E_Rx 0 E_Tx 0 WLN_ILE# N PLT_RT#_WLN RJ--P PIRT#, M_T, M_T PIE_RXN V_ R M_LK, M_LK N ONN_TP PIE_RXP UVZY-P N TP-P TP ONN_TP N 0 E M_LK TP-P TP PU# PIE_TXN P0VJN-P UPP0 PIE_TXP N UPN0 N UPN V_NEW_0 N V_ E UPP V_ 0 N P0VJN-P NP N 0 N WLN_LE# NEWR R LINK_LK L_LK 0.F0.0 R LINK_T L_T MOIFY R R LINK_RT N L_RT# 0 0KRJ--P V_ EU_PWR V_ R 0R00-P NP 0RJ--P N - WLN_ILE# V_0 KT-MINIP--P UVZY-P 0U0VZY-P UVZY-P 0U0VZY-P E V_NEW_0 V_NEW_0 UVZY-P 0U0VZY-P UVZY-P UVZY-P UVZY-P ROON MINI V_0 V_0 TP-P TP N V_NEW_ NP 0 0,,,, PLT_RT# RJ--P PLT_RT#_ V_0 WWN_MIP V_0 R PPE# YRT# _VIN 0 V_NEW_0 PU# PPE# _VOUT V_NEW_0 UVZY-P N PERT# PU# _VOUT PERT# _VIN V_0 V_0,,, PM_LP_# 0 WWN_PKN HN# N# TP-P TP N 0 LK_PIE_MINI# LK_PIE_MINI N V_ N RU-P 0 WWN_EN RN0KJ--P N,,,,, PM_LP_# PPE# PIE_RXN V_ R0 PU# N NEWR_O# PIE_RXP 0R00-P TP-P TP N RN V_0 N 0 M_LK PLT_RT#_WWN PLT_RT# PIE_TXN M_T PIE_TXP N N WWN_EN UPN N R N UPP 0RJ--P 0 R 0KRJ--P 0 N V_0 ZZZZ V_0 NP N Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, KT-MINIP--P Taipei Hsien, Taiwan, R.O.. 0U0VZY-P UVZY-P 0U0VZY-P UVZY-P E V_0 P0VJN-P UVZY-P U _VIN _VOUT TY# RLKEN O# N _VIN _VOUT UXIN UXOUT N V_ Mini ard/new ard ize ocument Number Rev P0 UVZY-P ate: Monday, ugust, 00 heet of 0 E

25 R_V_0 M(M PRO) / MM / X LK_Reader LK_Reader R KRF-P RREF M_XI R 0RJ--P RT# V 0 U0VKX-P R0 00KRJ--P 0 M MOE_EL U_P U_M P M RT# RREF PIO0 _M MOE_EL V 0 _rystal_el XTL_TR R 0KRJ--P M_XI X XTL-MHZ-P.000. M_XO High is use MHz,N is use rystal XTLI XTLO EEK EE EEO EEI N N N N U RTE-R-P R0 P0VN-P 0KRF-P P0VN-P UVKX-P UVKX-P UVKX-P X_0 LK/MLK/X_ MT/X_ MT/X_ /X_ M/X_ 0/MT0/X_ MT/X_ X_R /X_RE# X_E# X_LE X_LE /X_WE# X_WP# X_# _ M_ X_ X_0 X_ X_ X_ X_ 0 X_ X_ X_ X_R/ X_RE X_E X_LE X_LE X_WE X_WP X W NP NP NP NP R R-PUH-P--P _T0 _T _T 0 _T _M _LK W _WP_W M_T0 M_T 0 M_T M_T M_ M_IN M_LK IN_N IN_N IN_N IN_N MOE_EL floated --> _ from P 0/MT0/X_ /X_ /X_RE# /X_WE# M _LK_R _WPJ 0/MT0/X_ MT/X_ MT/X_ MT/X_ M/X_ MJ M_LK_R R 0R00-P _J V_0 R VRE V 0 0RJ--P 0 T T0UVM--P UVKX-P 00 UVKX-P UVKX-P 0 U0VKX-P V_PLL 0R00-P R_V_0 R 0 0 UVKX-P 0U0VKX-P 0 V V V_IN VRE V_PLL R_V P P P P P P P P P P0 P P P P P P P P P 0 0 X_# _WPJ _J /X_ M/X_ MT/X_ 0/MT0/X_ MT/X_ MJ MT/X_ LK/MLK/X_ X_0 X_WP# X_R /X_WE# /X_RE# X_LE X_E# X_LE N# N# N#0 M_ M_ 0 UPN UPP R0 0KRJ--P R U_M 0R00-P R U_P 0R00-P P0VJN-P MOE_EL LK/MLK/X_ RJ--P R _LK_R E 0P0VJN-P LK/MLK/X_ RJ--P R M_LK_R E 0P0VJN-P <Variant Name> Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. U ard Reader E ize ocument Number Rev P0 ate: Tuesday, ugust, 00 heet of 0

26 Internal Keyoard onnector TouchPad onnector KROW[0..] KOL[0..] K 0 0 KOL KOL0 KROW KROW KOL KROW KROW KOL KROW KROW KOL KROW KROW0 KOL KOL KOL KOL KOL KOL KOL KOL0 KOL KOL KOL TPLK TPT E P0VJN-P RN RN0KJ--P V_0 V_0 UVZY-P LEFT# RIHT# _ETET KRJ--P V_0 '' TOUHP UTTON WITH U0VKX-P E-ON--P 0 V_0 V_0 TP 0.K0.00 E-ON--P 0.K00.0 R 0KRJ--P R 0KRJ--P OLEN FINER FOR EU OR W LEFT# W RIHT# W-TT--P W-TT--P LP_L[0..] LP_L[0..], ,,,, PLT_RT#, LP_LFRME# TP-P PLK_FWH TP V_0 0V_0 FWHINIT PLT_RT# LP_LFRME# PLK_FWH FWH_INIT# LP_L LP_L LP_L LP_L0 EXT_FWH# V_0 FWH_INIT# V_0 V_0 PLT_RT# LP_LFRME# PLK_FWH FWH_INIT# LP_L LP_L LP_L LP_L0 EXT_FWH# V_0 V_0 TOP VIEW () () () () (OTTOM VIEW) OVER WITH V_UX_ U V R OVER_W OUTPUT 00RF-L-P-U EM--T0-P.0.0 E KP0VKX-P ZZZZ V_UX_, H_INIT# Q N00--P E00 P0VJN-P R RN0 RN0KJ--P 0 U 0 FOX-F0 ZZ.F00.XXX 0 0 UVZY-P UVZY-P 0U0VZY-P UVZY-P R 0KRJ--P LI_LOE# UVKX--P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Keyoard/TP/ebug ize ocument Number Rev ustom P0 ate: Thursday, ugust, 00 heet of 0

27 EI#_K _EI# EWI# EWI#_K M0MT0--F-P V_0 V_UX_ V_UX K V_UX K K_ 0U0VZY-P UVZY-P R 0R-0-U-P 0U0VZY-P UVZY-P 0UVZY-P 0 UVZY-P UVZY-P L V_UX_ LMP00 R 0KRJ--P UVZY-P UVZY-P R 0KRJ--P KROW[0..] _IN# KOL[0..] ERT# U OF R 0KRJ--P UVZY-P V_0 V_0 THER_L THER_ V_UX_ E R 0KRJ--P R 0KRJ--P R 0KRJ--P R 0KRJ--P R 0KRJ--P R 0KRJ--P R 0KRJ--P RN R 0KRJ--P R KRJ--P R KRJ--P E_Rx E_Tx P_VER0 P_VER P_VER PIO0 PIO K0TE KRIN# M_ M_ RN0KJ--P R THER_L KRJ--P R THER_ KRJ--P Q0 _ETET T_L T_ R KRJ--P R 0KRJ--P R 0KRJ--P R 0KRJ--P R 0KRJ--P R 0KRJ--P N00W--P,,,, P0VN-P 00 PLK_K PLT_RT# PLK_K_R M_ M_ R 0RJ--P MH_L_ON THERML-----> TTERY-----> HM R0 KRJ--P _ENLE, LP_LFRME#, LP_L0, LP_L, LP_L, LP_L INT_ERIRQ PM_LKRUN# KRIN# K0TE R0 00RJ--P 0 P0VJN--P,, TI_LON T_ T_L NUM_LE# LUETOOTH_EN WLN_ILE# WLN_LE E_Tx E_Rx TP_LE# R 0KRJ--P THER_ THER_L PLT_RT#_ EI#_K EWI#_K E_Tx E_Rx VORF UVZY-P T_IN# 0 PIO0/LPP# LREET# LLK LFRME# L0 L L L ERIRQ PIO/LKRUN# KRT# 0 EI#/PIO PIO/MI# PIO/PWUREQ# PIO/ PIO/L PIO/ PIO/L PIO/_PWM PIO PIO/HM PIO PIO VORF 0 PIO V_0 N 0 V PO/OUT_R/R PIO/IN_R PO/R0 PIO PIO PIO K_ 0 N N N N N N V_UX K OF U LP M P PI ER/IR / / PIO VREF PI0/0 PI/ PI/ PI/ PIO0 PIO0 PI PI PI PI PIO0/T PIO0 PIO0 PIO0 PIO PIO PIO0 0 PIO 0 PIO/_PWM PIO/H_PWM PIO0/F_PWM PIO/TK PIO/TM 0 PIO/TI PIO/E_PWM PIO/TRT# PIO PIO0/TO PIO PIO/R# PIO PIO0 PIO PIO PO/TRI# 0 WPEL0-P PIO PIO0 P_VER0 P_VER P_VER _ETET _I TP TP-P PM_LP_#,,,,, K_PWRTN# _IN# LI_LOE# TP_TN# T_LE# LON_OUT WIRELE_TN# K_XI MER_PWR_EN WWN_EN PWR_LE# TP0 TP-P P_LE# _OFF RMRT#_K PM_LP_#,,, TLOW_LE# U_PWR_EN# MP_HUTOWN# TP-P PM_PWRTN# TP-P TP TP-P K_EEP TP TP RIHTNE TPT TPLK PI# PII K_XI K_XO PIO H_ON# PIO TPT TPLK PII PIO PI# PILK V_UX_ ER 0RJ-L-P-U KX/KLKIN KX PIO/LKOUT PIO/T PIO0/T PIO/T PIO/_PWM PIO/_PWM PIO/_PWM PIO/PT PIO/PLK PIO/PT PIO/PLK PIO/PT PIO/PLK F_I F_O F_0# F_K WPEL0-P RN E P0VN-P RN0KJ--P PII_R PI_WP# P/ FIU PI# PI_WP# PI_HOL# KOUT0/JENK# KOUT/TK KOUT/TM KOUT/TI 0 KOUT/JEN0# KOUT/TO KOUT/R# KOUT K KOUT KOUT KOUT0 0 KOUT KOUT/PIO KOUT/PIO KOUT/PIO KOUT/PIO/XOR_OUT PIO0/KOUT PIO/KOUT U # O WP# N HOL# LK IO _POR# E_RT# PI# PII_R PI_WP# M its PI FLH ROM KIN0 KIN KIN KIN KIN KIN KIN KIN 0 PI_HOL# PILK_R PIO_R WXI-P E P0VN-P KOL0 KOL KOL KOL KOL KOL KOL KOL KOL KOL KOL0 KOL KOL KOL KOL KOL KOL KOL KROW0 KROW KROW KROW KROW KROW KROW KROW ERT# Q FOR W EU V_UX_ E MMT0--P KT TP TP-P TP TP-P TP TP-P TP TP-P 0 U0VKX-P PI_HOL# PILK_R PIO_R E UVZY-P ER ER KT-PIP-P-U TP TP-P TP TP-P TP TP-P TP TP-P 0RJ-L-P-U V_UX_ E P0VN-P PILK PIO V_0 P0VJN--P FOR K EU TP-P TP-P TP TP0 V_UX_ X X-KHZ-0PU P0VJN--P K_XO_R R KRJ--P R 0MRJ-L-P K_XO Homa Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. K WP/IO P0 ize ocument Number Rev ustom ate: Thursday, ugust, 00 heet of 0

28 Z_PKR K_EEP MP_HUTOWN# Z_RT# Z_RT# RN RN0KJ--P-U R KRJ--P U_P_EEP_R N HP_OUT_L HP_OUT_R ENE_ U_P_EEP N E 00P0VJN-P Z_YN Z_ITLK U N Y LV0W--P U_P_EEP U0VKX-P E 00P0VJN-P HPOUT_L HPOUT_R ENE_ ENE_ PEEP 0 MONO_OUT P P N 0 PKR_L+ L PKR_R- L PKR_R+ L LMPN-P PK_OUT_R+ PK_OUT_R- PK_OUT_L- PK_OUT_L+ P0VJN-P V_0 MI_IN_R MI_IN_L MI_R MI_L MI_R MI_L PIFO EP/PIFO REET# YN LK P# 0 R KRJ--P LINE_R LINE_L LINE_R LINE_L PIO/MI_LK PIO0/MI_T U_MI_LK_R Z_IN_R ENE_ V V_IO V V PV PV PVEE MI_VREFO_R 0 MI_VREFO_L MI_VREFO N P VREF PVREF JREF T_IN T_OUT U LQ-R-P-U RJ--P R R 00RJ--P V_0 V_VIO_0 U_PVEE MI_VREFO_R MI_VREFO_L U_N U_P U_VREF U_JREF MIIN_J# R 0KRF-L-P HP_J# R0 KRF-L-P V_0 V_VIO_0 R 0RJ--P V_0 VP_0 R0 0KRF-L-P Z_OUT Z_IN0 U_MI_T U_MI_LK N N N UVMX--P 0U0VKX-P N PKR_R+ PKR_R- PKR_L- PKR_L+ PKR_L- U0VZY-P U0VKX-P LMPN-P L0 MI_IN_R MI_IN_L Internal peaker.w x MI_VREFO_L MI_VREFO_R E 00P0VJN-P HP_OUT_L HP_OUT_R R0 KRJ--P UVKX-P MI_IN_R_ E 00P0VJN-P MI_IN_L_ E UVKX-P 00P0VJN-P R0 RF--P R0 RF--P E 00P0VJN-P E KP0VKX-P KRJ--P R0 N PKR_L-_ PKR_L+_ PKR_R-_ PKR_R+_ N KRF--P R0 KRF--P R0 Headphone OUT HP_OUT_L HP_OUT_R E KP0VKX-P N E KP0VKX-P PKR MLX-ON--P-U 0.F0.00 HP_J# MI IN/LINE IN MIIN_J# MI_IN_R_ MI_IN_L_ NP NP NP NP MI HP PHONE-JK0-P.0.E PHONE-JK0-P.0.E N E KP0VKX-P R 0RJ--P V_0 0 P-LOE 0 P-LOE N N V_0 U0VKX-P P0VJN-P Vout =. x [(R+R)/R] R KRF-P HN# ET V_ETPIN V_0 N R IN OUT 0KRJ--P U -0TUF-P.00.F V_0 R 0R00-P N V_0 U0VKX-P lose Pim. and Pin. 0U0VKX-P V_0 R 0R00-P 0U0VKX-P VP_0 U0VKX-P lose Pim. and Pin. 0U0VKX-P V_0 lose Pim. and Pin. U0VKX-P 0 P-LOE 0 P-LOE 00 P-LOE 0 P-LOE P-LOE N ZZZZ Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. L / UIO JK ize ocument Number Rev P0 ate: Thursday, ugust, 00 heet of 0

29 E -ROM ONNETOR FOX-ONN0--P 0UVKX-P T_RXN T_RXN_T_ T_RXP T_RXP_T_ T_TXN T_TXP 0 N 0 V_0 0 T T 0 0 ROM 0U0VZY-P UVZY-P T00UVM-P UVZY-P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. T & PT O ize ocument Number Rev P0 ate: Thursday, ugust, 00 heet of 0 E

30 V_0 0 UVZY-P VI ONN V_0 MH_HYN RT_HYN MH_VYN RT I/F & ONNETOR MH_RE MH_REEN MH_LUE 0 E 00P0VJN-P U THTPW-P RT_VYN F FUE-V-P-U E 00P0VJN-P K RV-0--P U THTPW-P L LM0N-P L LM0N-P L LM0N-P RT_R RT_ RT_ V_0 V_RT_0 R 0RF--P R 0RF--P R 0RF--P E 0P0VJN-P E 0P0VJN-P E0 0P0VJN-P E 0P0VJN-P E 0P0VJN-P E 0P0VJN-P R 0KRJ--P MH_T R 0KRJ--P Q N00--P R KRJ--P R0 KRJ--P RT_T_ V_RT_0 RT_LK_ RT_T_ RT_HYN RT_VYN E P0VJN--P E P0VJN--P E 00P0VJN-P E0 00P0VJN-P 0 RT _LK +V _TE HYN VYN RE REEN LUE N N N N# N N# N N NP NP N NP NP VIEO---P RT_R RT_ RT_ 0U0VZY-P MH_LK Q N00--P RT_LK_ <Variant Name> VI ONN Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. ize ocument Number Rev ustom P0 Friday, ugust, 00 ate: heet of 0 0

C45/C46 Block Diagram

C45/C46 Block Diagram / lock iagram LK EN I LPR.00.00W Mobile PU Merom /., Project code:.u0.00 Project code:.v00.00 P Number : 0 Revision : - YTEM / TP0 INPUT TOUT OUTPUT V_() V_() YTEM / INPUT TOUT OUTPUT 0V_0(.) V_(.) R /

More information

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2.

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2. R lock iagram LK EN. / MHz R MI In x I LPR / MHz odec L /MHz ZLI OP MP Q INT.PKR x OK E R PI-E PI-Express U.0 PORT/PORT Repeater/ PIEQX0 ock Port x Jack In x RJ- Ethernet Port x HMI x RT x U.0 x udio In

More information

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA lba iscrete TI M-LP gr chematics ufp Mobile Penryn Intel antiga-pm + IHM 00-0- REV : : Nopop omponent M : Pop when antiga is M PM : Pop when antiga is PM /P : OM control if antiga is PM Wistron

More information

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25 LT- lock iagram YTEM / TP0 INPUT OUTPUT 0 /MM M/M Pro/x 0 RJ ONN EXT MI LK EN ILPR Thermal ensor/ Fan control MT RII / RII / lot lot Ricoh R ardreader OROM M0/M 0/00M/000M TLE RJ ML0 ONN RELTEK H UIO OE

More information

4, 5. SVIDEO/COMP LVDS TPS51100(G2997) ,13. Marvell 88E Mini Card. abgn/bg 23. (100mA) INT.MIC. PCIex1.

4, 5. SVIDEO/COMP LVDS TPS51100(G2997) ,13. Marvell 88E Mini Card. abgn/bg 23. (100mA) INT.MIC. PCIex1. Volvi lock iagram YTM / MX LK N. Merom -00 INPUT OUTPUT T-0 P TKUP eleron M 0 (I LPR0).0 :.MROM.0U TOP V_(). :.MROM.0U, TOUT R / MHz R, /MHz Mobile PU HOT U /MHz@.0V Intel L0 TL+ PU I/F R Memory I/F INTRT

More information

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M Project Name :IIx Platform : eleron + 0 + Park + IHM PE..... PU... 0_FF. 0...... -IHM.... 0.......... 0....... POWER... 0. ONTENT INEX YTEM LOK IRM POWER IRM & EQUENE Power on equence iagram PU Penryn

More information

THERMAL EMC2102 CRT 17 LCD HDMI MXM CONN. CardReader JMicro JMB385 LAN. MS/MS Pro/xD /MMC/SD. Giga LAN 88E PWR SW. New card. Mini Card.

THERMAL EMC2102 CRT 17 LCD HDMI MXM CONN. CardReader JMicro JMB385 LAN. MS/MS Pro/xD /MMC/SD. Giga LAN 88E PWR SW. New card. Mini Card. iger lock iagram LK N. I LPRKLFT R IMM /00 MHz INT.MI Line In MI In INT.PKR Line Out (PIF) RJ R IMM /00 MHz odec L V OP MP Q OP MP MOM M ard IO/H Mb /00MHz /00MHz ZLI PI H T O T T Mobile PU HOT U /00/0MHz@.0V

More information

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34 MYLL lock iagram a. Line In b. Mic In c. INT Mic d. Line Out e. INT.PKR R II O-IMM R II O-IMM P Layer tackup L: ignal L: V L: ignal L: ignal L: N L: ignal ~ LK N. IT V odec L OP MOM M ard ~ RM U / MHz

More information

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802.

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802. Y lock iagram INPUT OUTPUT R LK N. IT V / MHz, R / MHz INT.PKR RJ MOM M ard H 0 ROM 0 Mobile PU Yonah eleron M, T PT HOT U 00//MHz alistoga,,, MINI U TXFM Phone lue-tooth OM LPT U x port U P RT PORT PORT

More information

Beyonce UMA Schematics Document. ufcpga Mobile Merom Intel Crestline-GM + ICH8M REV : -2 (DELL:A00)

Beyonce UMA Schematics Document. ufcpga Mobile Merom Intel Crestline-GM + ICH8M REV : -2 (DELL:A00) eyonce UM chematics ocument ufp Mobile Merom Intel restline-m + IHM 00-0- REV : - (ELL:00) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM ize ocument Number

More information

Thurman UM chematics ocument ufp Mobile Merom Intel restline-m + IHM 00-0- REV : (ELL:X0) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Thurman UM ize ocument Number

More information

DR1 (Roberts) Schematics Document ufcpga Mobile Penryn Intel Cantiga-GM + ICH9M REV : A00

DR1 (Roberts) Schematics Document ufcpga Mobile Penryn Intel Cantiga-GM + ICH9M REV : A00 R () chematics ocument ufpg Mobile Penryn Intel antiga-gm + IHM 00-0-0 REV : 00 : Nopop omponent Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. over Page

More information

L53II0 M/B and Daughter P/N LIST:

L53II0 M/B and Daughter P/N LIST: Model : LII0 P P/N:L00- P P/N:L00- Intel Merom PU + M + IH-M hipset LII0 M/ and aughter P/N LIT: LII0 M/ ffiliated FF/able P/N LIT: P0 INEX P0 YTEM LOK IRM P0 POWER IRM & EQUENE P0 PIO & POWER ONUMPTION

More information

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader YTM / TP0 LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz alistoga, PI xpress x V_ R_VRF_0 TI RT V M Ver.: MP / MP R Ver.:

More information

Pamirs UMA Block Diagram

Pamirs UMA Block Diagram RJ ONN /IO/MM M/M Pro/x LK N ILPRKLFT-P RII / lot 0 RII / Ricoh R ardreader 0/00 NI Marvell 0 lot, Pamirs UM lock iagram RII hannel R II hannel PI LI Intel PU Meron M/M V F: or 00 MHz,, Host U /MHz restline-m/ml

More information

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec YTM / MX lock iagram RTMT-.00.0W P TKUP YTM / Max.00.00, TV Out TOP INPUT OUTPUT R LK N. / MHz, R / MHz /MHz Mobile PU Yonah eleron M HOT U 00//MHz@.0V alistoga TL+ PU I/F R Memory I/F INTRT RHPI Project

More information

AG1(Alviso) Block Diagram 2005/11/01

AG1(Alviso) Block Diagram 2005/11/01 (lviso) lock iagram 00//0 LK N. Mobile PU Project ode:.0.00 P:0-0 Line Out R II 00 MHz R II 00 MHz Line In Int. MI In INT.PKR P Layer tackup L: ignal L:V L: ignal L: ignal L: N L: ignal IT V,, odec L OP

More information

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation Inventec orporation R& ivision oard name : Mother oard chematic Project : Z (anta Rosa) Version : 0. Initial ate : March 0, 00 Inventec orporation F, No., ection, Zhongyang outh Road eitou istrict, Taipei

More information

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU.

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU. M lock iagram RII lot 0 RII lot Power witch RJ ONN Line In INT.PKR Line Out (PIF) RJ INT. MI rray igital HMI (PIF),, Mini ard_ Robson Mic In -T ONN RII hannel RII hannel MP MP MOM -T IL 0/00 ontroller

More information

Morar Block Diagram 2005/05/28

Morar Block Diagram 2005/05/28 Morar lock iagram 00/0/ LK N. Mobile PU Project ode:.0.00 YTM / TP0, P:00- R II 0 MHz R II 0 MHz IT V,, HOT U Intel 0ML MI I/F 0MHz 00MHz,,,,0 R_VRF V_ R_VRF_ Line In Int. MI In, odec L 0MHz 0MHz LINK

More information

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE ER_P MIN OR 00.. Tuesday, March 0, 00 TE HNE NO. X0 REV EE TE POWER TE RWER EIN HEK REPONILE IZE= VER: FILE NME: XXXX-XXXXXX-XX P/N XXXXXXXXXXXX INVENTE ER_JM OE IZE O.NUMER REV --00-L X0 X0 HEET . chematic

More information

F8V L80V N80V N81 Montevina Block Diagram

F8V L80V N80V N81 Montevina Block Diagram FV L0V N0V N Montevina lock iagram _IN & T ON PE 0 Penryn W & LE PE HMI RT PE PE LV & INV PE INTERNL KEYOR TOUH P PE IR IO PI ROM MI IN HP&PIF OUT OPMP PE Internal MI ON PE PE PE 0 V aughter PE FVa: M

More information

Canary2 Block Diagram

Canary2 Block Diagram anary lock iagram 0- V_0 0V_0 Line Out R II IN LK N. IT V RJ- RIL PORT, RT HOT U lviso-m MI I/F IH-M PT Port Replicator ( PIN) PRINTR MHz 00MHz ROM 0 P PI U LP U MI LIN IN LIN OUT TV OUT K TM R 00/MHz

More information

立成网. 视频教程 LICHENGNB.COM

立成网. 视频教程 LICHENGNB.COM 本图纸版权属原厂家所有 仅在服务该产品使用者时使用 YTM / TP0 Project code: 9.Q0.00 INPUT OUTPUT LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz

More information

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_ : PENRYN/NTI/IH9-M/N9M- LOK IRM mall-oard ub-oard R VRM*(MX) RT MI PREMP & INT MI LZI M UIO OR L0 PE mall-oard LV HMI TouchPad PE IO PI ROM PE INTERNL KEYOR PE PE PE PE UIO_MP & INT PK PE PE PE PE nvii

More information

Thurman Discrete VGA nvidia G86 Schematics Document. ufcpga Mobile Merom Intel Crestline-PM + ICH8M REV : -1(DELL:A00)

Thurman Discrete VGA nvidia G86 Schematics Document. ufcpga Mobile Merom Intel Crestline-PM + ICH8M REV : -1(DELL:A00) Thurman iscrete V nvidia chematics ocument ufp Mobile Merom Intel restline-pm + IHM 00--0 REV : -(ELL:00) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Thurman iscrete

More information

T53S Main BD. R1.2 Block Diagram

T53S Main BD. R1.2 Block Diagram T Main. R. lock iagram LV PE Merom PU LV / ULV PE, F F 00/ MHz LOK EN. ILPRLF-T PE FN Thermal sensor PE 0 RT HMI PE PE M Nvidia NP- M PE 0,,,,,, PE udio L PE,, 0 F PI-E X zalia LP restline PM PE 0,,,,,

More information

SWITCH BD ASSY R40II1 REV:02 PCB SW BD R40IIx REV *11.50*1.2 6L +*V_AUX +*V +*V_LDO +*V_DDR OFF. AC/DC S4/Moff (Suspend to Disk) OFF OFF OFF

SWITCH BD ASSY R40II1 REV:02 PCB SW BD R40IIx REV *11.50*1.2 6L +*V_AUX +*V +*V_LDO +*V_DDR OFF. AC/DC S4/Moff (Suspend to Disk) OFF OFF OFF Intel Penryn PU + antiga + IHM hipset R0IIx M/ / 0 VER PE 0 0 LK IRM MIELLNEU 0 PI 0 0 PU Penryn of PU Penryn of 0 N antiga of 0 N antiga of 0 N antiga of 0 N antiga of N antiga of N antiga of LK ENERTR

More information

Caramel-1 Block Diagram

Caramel-1 Block Diagram JUL'0 Thermal ensor MX I us / M us us witch I -in- lot RJ onn udio odec IOU ard Mus UNUFFR R OIMM Normal ocket 0-PIN R OIMM UNUFFR R OIMM Reverse ocket T H Media ard Reader U U.0 H U.0 H Media lice luetooth

More information

CPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76

CPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76 0 lock iagram * 0 0 0 0 ystem etting * 0_PU-Merom(HOT) 0_PU-Merom(PWR) U ONN * I ROM * Fv/c 0 * 0 0_RETLINE(HOT) 0 0_RETLINE(MI & F) 0 0_RETLINE(RPHI) 0 0_RETLINE(R) 0 _RETLINE(PWR) _RETLINE(PWR) _RETLINE()

More information

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Project Code & Schematics Subject:

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date)   Project Code & Schematics Subject: Page of chematics Page 0 chematics Page Index 0 lock iagram 0 Penryn(HOT U) / 0 Penryn(HOT U) / 0 Penryn (Power/nd) / 0 LOK N 0 antiga (HOT) / 0 antiga (MI) / 0 antiga (RPHI) / 0 antiga (RII) / antiga

More information

RP-note4 Block Diagram

RP-note4 Block Diagram H F 0 pril 0 '0 Keyboard Light R Termination,ecap, FN Thermal ensor MX0 TPM(T0) RFI (P0) HP OUT 0 HP OUT Int. MI MI IN Mus MI IN tereo peaker x UNUFFR R OIMM Normal ocket 00-PIN R OIMM UNUFFR R OIMM Normal

More information

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset Revision History / ORIINL RELEE Model : MEI Mobile othan with INTEL M / IH-M hipset P INEX P YTEM LOK IRM P POWER IRM & EQUENE P PIO & POWER ONUMPTION P PU anias/othan-/ P PU anias/othan-/ P LOK EN I P

More information

Mocha-1 Block Diagram

Mocha-1 Block Diagram May.0 Thermal ensor MX I us / M us us witch I 0 -in- lot RJ onn udio odec IOU ard Mus UNUFFR R OIMM Normal ocket 0-PIN R OIMM UNUFFR R OIMM Reverse ocket T H Media ard Reader U U.0 H U.0 H Media lice Finger

More information

S Note-3 Block Diagram

S Note-3 Block Diagram Jan. ' Keyboard Light Thermal ensor MX99 LM I us / M us TML TRFN LIN OUT Int. MI MI IN RJ ONN Mus UNUFFR On-oard R OIMM x,,,, H 9 -PIN R OIMM UNUFFR R OIMM ocket, OP MP MX9 9 O 9,, Modem/luetooth U U lock

More information

SHINAI-3 Switchable Graphics System Block Diagram

SHINAI-3 Switchable Graphics System Block Diagram Keyboard Light HINI- witchable raphics ystem lock iagram P Layer tackup L: TOP L: INL RT Port Thermal ensor M 0 I / M us us witch I." WX+ RT LTION P connector isplay port to ocking M us Touch creen 0 UIO

More information

Leopard2 Block Diagram

Leopard2 Block Diagram LK N I0 Leopard lock iagram Mobile PU othan V_UX onn PMI Power LOT witch TP0 /M in ard lost PI RU /M/MM/M lviso Host U 00/MHz V TI MP Mini-PI 0.a/b/g RJ ONN RJ ONN 0, 0/00 RTL00 MOM M ard, PI U -LINK,,,,,0,,,

More information

F80Q SCHEMATIC Revision 2.00

F80Q SCHEMATIC Revision 2.00 F0Q HMTI Revision.00 P 0 0 0 0 ontent YTM P RF. PU-Penryn() PU-Penryn() PU P, Thermal enor LOK N._ILPRLF N_-0L ()--PU N_-0L ()--R/P N_-0L ()--R bus N_-0L ()--POWR N_-0L ()--POWR N_-0L ()--/trapping R O-IMM_0

More information

Model Name: 8I945AE-AE Revision 1.1

Model Name: 8I945AE-AE Revision 1.1 Model Name: IE-E Revision. HEET TITLE HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET LOK IRM OM & P MOIFY HITORY P_L_ P_L_ P_L_ P_L_,E,F, MH-LKEPORT_HOT MH-LKEPORT_RII MH-LKEPORT_PI E, MI MH-LKEPORT_INT V

More information

Discrete/UMA Schematics Document Sandy Bridge Intel PCH REV : A00

Discrete/UMA Schematics Document Sandy Bridge Intel PCH REV : A00 iscrete/um chematics ocument andy ridge Intel PH 0-0-0 REV : 00 :None Installed UM:UM ONLY installed N: ONLY FOR N installed. Q:ONLY FOR Q installed. PL: K9 PL circuit for 0mW solution installed. 0mW:

More information

lock enerator I9LR9KLFT X.Mhz RIII 0/ RIII 0/ lot 0 0 lot RII hannel R II hannel P P/N : 9.NI0.00 REVIION : 0- FIx Intel PU rrandale,,..,9,0 MIx PI EXPRE RPHI X X0 Mhz NP- NP-V Nvida 0,.., iscreet/um/px

More information

INTEL PINETRAIL Platform F10T. Notes: Version : A Drawing by :Wain

INTEL PINETRAIL Platform F10T. Notes: Version : A Drawing by :Wain over sheet LOK_IRM MU_&_IRQ_ROUTIN POWER_ON_EQUENE POWER_lock POWER_UET POWER_EQUENE LOK_EN PU PU N N N N N N R_OIMMO R_TEMINTION L_ON RT IHM IHN IHM IHM U_PORT H MINIR MOEM ON LN RIHO RIHO RU L OE UIO

More information

Z96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE

Z96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE 0_lock iagram 0_ystem etting 0_Merom PU () 0_Merom PU () 0_PU P. 0_PM--PU () 0_PM--R/PE () 0_PM--R U () 0_PM--PWER () 0_PM--PWER () _PM--/TRPPIN () _IHM() _IHM() _IHM() _IHM--PEW/ () _R -IMM0 _R -IMM _R

More information

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E 0 0 0 0 0 0 0 lock iagram ystem etting * PU-YONH(HOT) PU-YONH(PWR) * N-PM(HOT) * U ONN * I ROM * LE * R Mx x Option PU YONH MEROM W W LOK EN I 0 FJr 0 0 0 N-PM(MI & F) N-PM(RPHI) N-PM(R) N-PM(PWR) 0 &

More information

M630/M640 Main Board.

M630/M640 Main Board. chematics Page Index ( / Revision / hange ate) Page of chematics Page Rev. ate Page 0 chematics Page Index 0 lock iagram 0 Merom(HOT U) / 0 Merom(HOT U) / 0 Merom(Power/nd) / 0 0 LOK N 0 restline (HOT)

More information

Kendo-3 Workstation Block Diagram

Kendo-3 Workstation Block Diagram Feb. ' 0 RT Port Thermal ensor M 0 I / M us us witch I M us Keyboard Light.'' WUX+/ WX+ L RT LTION P connector isplay port to ocking UIO OMO Jack ual Link LV T H T O R RT isplay Port isplay Port et ombo

More information

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD 0_lock iagram 0_ystem etting 0_PU-YONH(HOT) 0_PU-YONH(PWR) 0_N-M(HOT) 0_N-M(MI & F) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM() _-IHM() _-IHM() _-IHM(PWR) 0_R O-IMM0 _R O-IMM _R TERMINTION

More information

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Rev M/B P/N:

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Rev M/B P/N: Page 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram Merom(HOT U) / Merom(HOT U) / Merom(Power/nd) / LOK N restline (HOT) / restline (MI) / restline (RPHI) / restline (RII) /

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1 TERE lock iagram PE FN ENR M0RMZ PE, PU T00 xx,xx eries PE PE LK EN 0 HRER RUT F MHz Power n equence PE 0 TP PE PE LV & NV RT MH-M alistoga ML 0:00000 PE,,,,0, M nterface R-MHz ual hannel R PE,, -MM X

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

G792 4,5, 6,7 CLK GEN. ICS 9LPR462 (RTM870T-690) 10,11,12,13. PCI-E x 4. 25MHz KHz USB 16,17,18,19, KHz CCD.3M/1.

G792 4,5, 6,7 CLK GEN. ICS 9LPR462 (RTM870T-690) 10,11,12,13. PCI-E x 4. 25MHz KHz USB 16,17,18,19, KHz CCD.3M/1. RJ TXFM R OIMM IMM R OIMM Line In MI In INT.PKR Line Out (No-PIF) RJ IMM Yukon lock iagram Mini ard 0.a/b/g/n MHz MP Q, LN MP Q 0/00 Marvell00, INT. MI rray odec L MOM M ard H ROM R II //00 R II //00 HyperTransport

More information

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM WJ: YONH/LITO-PM/M LOK IRM PE LOK EN. I0 PE 0 MI PREMP & INT MI PE 0, PE PE PE R VRM* F TV OUT ZLI M PE LV RT ZLI L0 UIO_MP & INT PK PE PE PE nvii M PE,,,0,, PIF JK zalia PIE LP T PE,, PE,,,,0,, Yonah

More information

2007/7/15. DDR2 x 1. DDR2 x 1 SATA1. 4 x SATA150,300 ports SATA2 SATA3 SATA4 IDE X1. USB2.0 8 ports WIFI. BIOS Flash ROM (SPI)

2007/7/15. DDR2 x 1. DDR2 x 1 SATA1. 4 x SATA150,300 ports SATA2 SATA3 SATA4 IDE X1. USB2.0 8 ports WIFI. BIOS Flash ROM (SPI) PI-EX x lot ch udio PI-EX x lot LN THERO RELTEK L PI lot PI lot V PKPL-VM/I PI-EX x PI-EX x PI-EX x zalia V PI U MHz Intel L Pentium (90/nm).Hz PU Intel MH earlake (North ridge) F 00/0/MHz MI U Intel IH

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

BAD50_HC DIS/UMA/Muxless Schematics Document IVY/SNB Bridge Panther Point

BAD50_HC DIS/UMA/Muxless Schematics Document IVY/SNB Bridge Panther Point 0_H I/UM/Muxless chematics ocument IVY/N ridge Panther Point :None Installed I:I installed I_Muxless :OTH I or Muxless installed I_PX:OTH I or PX installed :I or PX or Muxless installed. Muxless: Muxless

More information

CPU. Diamondville FCBGA437. FSB533/400MHz NORTH LVDS BRIDGE 945GSE RGB. x2 DMI SOUTH BRIDGE LPC ICH7-M. Touch Pad PCIE USB USB_P1/2/3 USB_P4 USB_P7

CPU. Diamondville FCBGA437. FSB533/400MHz NORTH LVDS BRIDGE 945GSE RGB. x2 DMI SOUTH BRIDGE LPC ICH7-M. Touch Pad PCIE USB USB_P1/2/3 USB_P4 USB_P7 0_lock iagram 0_ystem etting 0_Power equence 0_lock en_ilpr 0_iamondville_U 0_iamondville_PWR 0_N-M(HT) 0_N-M(MI) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM(PWR) _-IHM() _-IHM() _-IHM() _R IMM

More information

PART for BOM only 02G GPU NB8M

PART for BOM only 02G GPU NB8M RT_TY P PRT for OM only Function U Partnumber RT TY 000 LOTION Temp Modify 0: elete E,,,, already have in location elete E, No space to add elete,,0,,,,,,, No space to add TT PU NM 00000 Title Revision

More information

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT

More information

Rev. SA SA SA SA SA SA SA SA SA SA. 43 Status LED & LID

Rev. SA SA SA SA SA SA SA SA SA SA. 43 Status LED & LID chematics Page Index ( / Revision / hange ate) Page of chematics Page 0 0 chematics Page Index lock iagram 0 R (MI,PE,FI) 0 R (LK,MI,JT) 0 R (R) 0 R (POWER) 0 R (RPHI POWER) 0 R (N) 09 R (REERVE) 0 PH

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

Model Name: 965P-DQ6. Revision 1.01F

Model Name: 965P-DQ6. Revision 1.01F Model Name: P-Q HEET TITLE Revision.0F HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET OM & P MOIFY HITORY LOK IRM POWER MP P_L_ P_L_ P_L_ P_L_ MH-ROWTER_HOT MH-ROWTER_RII MH-ROWTER_PI E, MI MH-ROWTER_T V MH-ROWTER_

More information

G60J Schematics for Calpella Platform Rev. 1.5

G60J Schematics for Calpella Platform Rev. 1.5 YTEM PE REF. 0. lock iagram 0. ystem etting 0. PU()_MI,PE,FI,LK,MI 0. PU()_R 0. PU()_F,RV,N 0. PU()_PWR 0. PU()_XP. R()_O-IMM0. R()_O-IMM. R()_/Q Voltage. VI ontroller 0. PH()_T,IH,RT,LP. PH()_PIE,LK,M,PE.

More information

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index

AXM88180-EVB-RTL8211E-1 SMDK2440 Demo Board Schematic Index XM0-EV-RTLE- SMK0 emo oard Schematic Index Page : Schematic Index (This Page) Page : RTLE GigaPHY MHz rystal RJ- Transformer Page : Host Interface onnector Power Page : History Page : X0 EEPROM Note:.Please

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

P901 CPU CLOCK GEN ICS9LPR G NORTH SODIMM 200P BRIDGE. AZALIA CODEC Realtek ALC269 SOUTH BRIDGE MDC MINICARD. Card Reader Alcor AU6336

P901 CPU CLOCK GEN ICS9LPR G NORTH SODIMM 200P BRIDGE. AZALIA CODEC Realtek ALC269 SOUTH BRIDGE MDC MINICARD. Card Reader Alcor AU6336 0_lock iagram 0_ystem etting 0_Power equence 0_lock en_ilpr 0_iamondville_U 0_iamondville_PWR 0_N-M(HT) 0_N-M(MI) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM(PWR) _-IHM() _-IHM() _-IHM() _R IMM

More information

Winery13 CALPELLA DIS N11M-GE1 Schematics ufcpga Mobile Arrandale Intel Ibex Peak-M REV : A00

Winery13 CALPELLA DIS N11M-GE1 Schematics ufcpga Mobile Arrandale Intel Ibex Peak-M REV : A00 Winery LPELL I NM-GE chematics ufpg Mobile rrandale Intel Ibex Peak-M 00-0- REV : 00 : Nopop omponent UM : Pop when schematic is UM I : Pop when schematic is I Wistron orporation F,, ec., Hsin

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM TS: MEROM/-PM/IH-M/NM-SE LOK IRM LOK EN. ISLPRLF-T R VRM*(X) Merom PE ufp FN Thermal sensor F PE PE,, PE FS 00 MHz LVS nvii NM-SE PE RT PE POWER RESTLINE PM PIE * PE ~ R-II SO-IMM R MHz VORE PE 0 SYSTEM

More information

Page 0 0 0 0 0 0 0 0 09 0 9 0 9 0 9 0 chematics Page Index ( / Revision / hange ate) of chematics Page chematics Page Index lock iagram R (MI,PE,FI) R (LK,MI,JT) R (R) R (POWER) R (RPHI POWER) R (N) R

More information

T h e C S E T I P r o j e c t

T h e C S E T I P r o j e c t T h e P r o j e c t T H E P R O J E C T T A B L E O F C O N T E N T S A r t i c l e P a g e C o m p r e h e n s i v e A s s es s m e n t o f t h e U F O / E T I P h e n o m e n o n M a y 1 9 9 1 1 E T

More information

YUHINA Block Diagram G768D ICH4-M. GMCH Montara-GT. Mobile CPU Portability Mobile P4 DDR*2 HDD 17 USB 4 PORT CD ROM RGB LVDS

YUHINA Block Diagram G768D ICH4-M. GMCH Montara-GT. Mobile CPU Portability Mobile P4 DDR*2 HDD 17 USB 4 PORT CD ROM RGB LVDS R* MHz LK N. Y,0 YUHIN lock iagram, HOT U MH Montara-T ' O XQ HU I/F MHz MHz IH-M,, PI U RU TWO LOT OP MP MOM+T M ard -Link PI,, LP U R LV N IO P RU PI HK // H U PORT LN RTL 0L //, K M Touch Pad PWR W

More information

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103 core Tiny0.sch M000 M000-etc.sch -etc.sch US HU US-HU.sch Tiny0SK 0 M_ VV V V V V V V V V V VN VSYN VLK VUS OTGI OTGM OTGP IN0 S_LK S_n S_T0 S_T OUT0 INT INT INT RST ( 红色 ) Tiny0 Tiny0 P Power Supply S

More information

DDR2 DDR2 G792. Project code: 91.4FN PCB P/N : 48.4FN REVISION : /800 MHz. 667/800 MHz CLK GEN. LAN.

DDR2 DDR2 G792. Project code: 91.4FN PCB P/N : 48.4FN REVISION : /800 MHz. 667/800 MHz CLK GEN. LAN. R /00 MHz R LK EN. /00MHz /00MHz ILPR0KLFT.00.0 RTM0N--V-RT.000.0 0 0 0 0 /00 MHz INT MI Line In MI In INT.PKR Line Out (PIF) 0 RJ, odec L MOEM M ard ZLI H T O T T U Mini U lue Tooth U Port amera PIex

More information

P a g e 5 1 of R e p o r t P B 4 / 0 9

P a g e 5 1 of R e p o r t P B 4 / 0 9 P a g e 5 1 of R e p o r t P B 4 / 0 9 J A R T a l s o c o n c l u d e d t h a t a l t h o u g h t h e i n t e n t o f N e l s o n s r e h a b i l i t a t i o n p l a n i s t o e n h a n c e c o n n e

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th n r t d n 20 0 : T P bl D n, l d t z d http:.h th tr t. r pd l 46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l

More information

Astrosphere Block Diagram

Astrosphere Block Diagram strosphere lock iagram YTM / TP M PU NPT Processor Rev. package,,, RII /00 hannel RII /00 hannel RII RII lot 0 lot, INPUT TOUT OUTPUT +VLW +VLW YTM / TP HP PROM HP HP HyperTransport X./ HMI HMI R RT TVOUT

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP.

C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP. 0 00_00_000 LOK iagram HITORY Power equence LKEN-ILPRLF-T N-_ N-_ N-_ N-_ N-_ 0 L- L- L- L- RII_-IMMs RII_-Termination MXM Interface MXM Power & N NIO_-LV & Inverter NIO_-RT 0 NIO_-VIEO NIO_-HMI onnector

More information

20-JUNE-14 SCHEMATIC HSC REV. DRAWING NO.

20-JUNE-14 SCHEMATIC HSC REV. DRAWING NO. THI RWING I THE PROPERTY OF NLOG EVIE IN. IT I NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR UE IN FURNIHING INFORMTION TO OTHER, OR FOR NY OTHER PURPOE ETRIMTL TO THE INTERET OF NLOG EVIE. THE EQUIPMT

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

Z62Ha CPU. Card Reader TPM 1.2 GIGA LAN NEWCARD DDR2 SO-DIMM1 DDR2 SO-DIMM2 AZALIA CODEC CLOCK GEN MDC CONN. DDR2 32MX16M X4. Touch Pad.

Z62Ha CPU. Card Reader TPM 1.2 GIGA LAN NEWCARD DDR2 SO-DIMM1 DDR2 SO-DIMM2 AZALIA CODEC CLOCK GEN MDC CONN. DDR2 32MX16M X4. Touch Pad. lock iagram R MXM X L RT Internal K Touch Pad ynaptics TI PU M- ebug onnector TPM. INFINEON L PU MEROM ocket-p NORTH RIE I OUTH RIE R single hannel- R single hannel- MUTIOL MHz ITP ONN. LOK EN I LPR00

More information

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s A g la di ou s F. L. 462 E l ec tr on ic D ev el op me nt A i ng er A.W.S. 371 C. A. M. A l ex an de r 236 A d mi ni st ra ti on R. H. (M rs ) A n dr ew s P. V. 326 O p ti ca l Tr an sm is si on A p ps

More information

l f t n nd bj t nd x f r t l n nd rr n n th b nd p phl t f l br r. D, lv l, 8. h r t,., 8 6. http://hdl.handle.net/2027/miun.aey7382.0001.001 P bl D n http://www.hathitrust.org/access_use#pd Th r n th

More information

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N ate: //00 heet of File: :\User\..\MFO.choc rawn y: NIN_P NIN_N NOUT_P NOUT_N N_N N_P LE OLK_P OLK_N NTROUT_P NTROUT_N IN_P LK_P LK_N NV_P IN_N NV_N VO MFO.choc TK TI TO TK TI TO LK _IN ONE HWP INIT_ M

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

Z62H CPU CLOCK GEN NORTH BRIDGE DDR2 SO-DIMM0 DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ENE3925 AZALIA CODEC.

Z62H CPU CLOCK GEN NORTH BRIDGE DDR2 SO-DIMM0 DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ENE3925 AZALIA CODEC. PU MERM ocket-p ITP NN. LK EN ZH L Internal K Touch Pad ynaptics E PI FLH LV i 0 ELV RT ebug onnector TPM. INFINEN L E ENE I - PI FLH HV us Vus R LP PI i F MHz/MHz NRTH RIE UTH RIE i MUTIL MHz R ingle

More information

CHELSEA DJ2 CP UMA Schematics Document Arrandale Intel PCH REV : A00

CHELSEA DJ2 CP UMA Schematics Document Arrandale Intel PCH REV : A00 HELE J P UM chematics ocument rrandale Intel PH 00-0- REV : 00 Y : Nopop omponent HMI : Pop for HMI function GIG : Pop for GIG LN 0/00 : Pop for 0/00 LN OM : Nopop for OM option for OM Wistron orporation

More information

JV71-TR Block Diagram

JV71-TR Block Diagram R /00 MHz R LK EN. /00MHz /00MHz I9LPR0KLFT.090.0 RTM0N-9-V-RT.000.0 0 0 0 0 /00 MHz INT MI Line In MI In INT.PKR Line Out (PIF) 0 RJ odec L MOEM M ard ZLI H T O T JV-TR lock iagram, T U Mini U lue Tooth

More information

MYALL M Block Diagram

MYALL M Block Diagram VRMx L UP to 0 X 00 Mini ard 0.a/b/g MV /M PI x MYLL M lock iagram,,0,,,,,, RJ TXFM a. Line In b. Mic In c. INT Mic d. Line Out e. INT.PKR M PU NPT Processor Rev. F package M H UIO nvii MV HyperTransport+

More information

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n R P RT F TH PR D NT N N TR T F R N V R T F NN T V D 0 0 : R PR P R JT..P.. D 2 PR L 8 8 J PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D.. 20 00 D r r. Pr d nt: n J n r f th r d t r v th

More information

VF-co-cc. Spears AMD UMA Block Diagram. AMD CPU K8 Rev. G S1g1 package. North Bridge Ricoh R5C833 CardReader. South Bridge. Azalia CODEC OP AMP

VF-co-cc. Spears AMD UMA Block Diagram. AMD CPU K8 Rev. G S1g1 package. North Bridge Ricoh R5C833 CardReader. South Bridge. Azalia CODEC OP AMP LK N ILPR /IO/MM M/M Pro/x RJ ONN pears M UM lock iagram RII / RII / lot 0 lot Local Frame uffer RII M *, Ricoh R ardreader RealTek 0/00 RTL00 M RJ ONN MOM (Optional) igital Mic rray MI IN HP HP Internal

More information

RF_3_SHUTD_0 RF_4_SHUTD_0 RF_3_SHUTD_1 RF_4_SHUTD_1 RF_3_GPIO_2 RF_4_GPIO_2 RF_3_GPIO_3 RF_I2C_SDA RF_I2C_SCL RF_4_GPIO_3 RF_1_SHUTD_0 PORT_EXP

RF_3_SHUTD_0 RF_4_SHUTD_0 RF_3_SHUTD_1 RF_4_SHUTD_1 RF_3_GPIO_2 RF_4_GPIO_2 RF_3_GPIO_3 RF_I2C_SDA RF_I2C_SCL RF_4_GPIO_3 RF_1_SHUTD_0 PORT_EXP R HUT_0 R HUT_0 R HUT_ R HUT_ R PIO_ R PIO_ R PIO_ R PIO_ R HUT_0 R HUT_0 R HUT_ R HUT_ R PIO_ R_IO_[0:] R PIO_ E_T_TO_E_RT E_T_TO_E_RT MVRK_E MO_EL MVRK_E MO_EL E_RT_TO_E_T MVRK_E MO_EL MVRK_E MO_EL E_RT_TO_E_T

More information

10.1" LCD PANEL P28 LVDS. CPU PineView-M VGA. D-Sub P26. 22mm x 22mm P6~P11. DMI x 2 AUDIO CODEC. Tiger Point HDA REALTEK ALC269Q

10.1 LCD PANEL P28 LVDS. CPU PineView-M VGA. D-Sub P26. 22mm x 22mm P6~P11. DMI x 2 AUDIO CODEC. Tiger Point HDA REALTEK ALC269Q M F lock iagram R.0 TI harger QRHR P. Inputs Outputs LOK EN. LRKLFT P RII OIMM P~P RII PU PineView-M LV 0." L PNEL P TOUT _IN T+ ystem / TPRER P. Inputs Outputs mm x mm P~P V -ub P TOUT +VLW +VLW +VLW_LO

More information