E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_

Size: px
Start display at page:

Download "E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_"

Transcription

1 : PENRYN/NTI/IH9-M/N9M- LOK IRM mall-oard ub-oard R VRM*(MX) RT MI PREMP & INT MI LZI M UIO OR L0 PE mall-oard LV HMI TouchPad PE IO PI ROM PE INTERNL KEYOR PE PE PE PE UIO_MP & INT PK PE PE PE PE nvii N9M- PIF JK PE K eug port itpm PE 0~ PE PE PE 0~ zalia LP PI PIE * T H T O PE PE ET PE PENRYN MH NTI IH9-M T us PE ~ F 0MHz MI * PE 9~ PE 0~ PIE * U.0 us R /00 MHz igaln RTL Miniard WLN Express ard U * ports T MO R-II O-IMMx PE PE PE U * port PE Miniard WWN PE ard Reader PE Finger Printer PE PE PE PE ~ ub-oard LN IO ub-oard IM ard mall-oard PE mall-oard PE mall-oard Power witch oard /T onnector ystem Resource Rev. History UTeK OMPUTER IN ize Project Name Rev ustom PE 0 ischarge PE PE Power On equence PE PE 9 LOK EN. I/9LPR POWER VORE YTEM Vore & +.VO HUTOWN# HRER PE 0 PE.V,.0V R&VTT PE PE +.V&.V ETET LO WITH PROTET LE PE PE PE PE PE 0 PE 90 PE 9 PE 9 POWER INL PE 9 TFT-LE RIVE FLOWHRT PE 9 FN + Thermal sensor PE 0 PE 9 PE 9 LOK IRM <Orgddr> Friday, February, 00 ate: heet of 0.0

2 E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_IT POWER-ON EQUENE Realtek RTL RJ + RJ M L odec UIO_ & HP MIROPHONE & rray MI 9 FM00 P 0 RU R(PI I/F) RU R(9 & ) IEEE9 & IN ON Neward PWR W & ON ebug LV & INVERTER ONNETOR RT HMI 0 THER ENOR & FN H & ROM U Port x MINIR(Ebron/Robson//TV) PORT ocking uper I/O & FIR LE/TP/W IHRE UM 0 power jack, atter conn. lue Tooth TPM Finger Print M NUT & Hinksink NUT E-T XP 0- V (nvidia N9P-E) 0 POWER_VORE POWER_YTEM POWER_I/O_.V &.0VM POWER_I/O_R & VTT NONE POWER_V_VORE &.VO POWER_HRER 90 POWER_ETET 9 POWER_LO WITH 9 POWER_PROTET 9 POWER_INL INT PU* 9 POWER_FLOWHRT INT PU*: PU or P in special time PIO Internal Pull High, o Low= Flash escriptor ecurity will be overriden IH9-M PIO PIO 00 PIO 0 PIO [:] PIO 0 PIO 0 PIO 0 PIO 09 PIO 0 PIO PIO PIO PIO PIO PIO PIO PIO PIO 9 PIO 0 PIO PIO PIO PIO PIO PIO PIO PIO PIO 9 PIO 0 PIO PIO PIO PIO PIO PIO PIO PIO PIO 9 PIO 0 PIO PIO PIO PIO PIO PIO PIO PIO PIO 9 PIO 0 PIO PIO PIO PIO PIO PIO PIO PIO PIO 9 PIO 0 Use s PI PI PI PI PI PI Native PI Native PO PI PI Native Native PI PO PI PO PI PI Native PO Native Native PO PO Native Native Native PO PO PO PO PI PI PI PI Native Native Native Native Native Native Native Native PI PO Native Native Native Native Native ignal Name Power PMYN#(programmed as PO) +V OKIN_ET# EXT PU +V PI_INT[E:H]# EXT PU +V - EXT PU +V - EXT PU +V EXT_MI# EXT PU +VU WOL_EN +VU U_PWR_K EXT PU +VU EXT_I#(Programmed as PI) +VU - +VU _#(Programmed as PO) +VU _PREENT EXT P +VU TP_PI# +VU PM_PRLPVR INT P* +V WLN_LE(Programmed as PO) +V +V EXT PU +V INT P* +V EXT PU +V EXT PU +V INT PU +V +VU +VU +VU +VU +VU +VU T_ET# IH_LRQ# WLN_ON TP_PU# PM TTE# T_ON T_LE U_O# U_O# U_O# PM_LKRUN# P_I0 P_I P_I U_O0# U_O# U_O# U_O# LK_E# LK_ NEWR_O# UNOKIN# EMIL_LE# PU_RT# PI_REQ# PI_NT# PI_REQ# PI_NT# PI_REQ# Native PI_NT# PI - PI - PI PI_# Native U_O0# Native LINKLERT# INT PU* EXT PU EXT PU INT PU* INT PU* INT PU* EXT PU EXT PU INT PU* +VU +VU +V +V +V +V +V +V +V +V +VU +VU +VU +VU +VU +VU +VU +VU +V +V +V +V +V +V +V +V +VU +VU +VU +VU +VU E PIO Use s ignal Name P0 PO PWR_LE_UP# P PO H_LE_UP# P PO TEL_# P - - P PO L_L_PWM P PO FN0_PWM P PO T_NT# P PO T_NT# P0 PO H_EN# P PO PREH P PI ITP# P LT M0_LK P LT M0_T P O 0TE P O RIN# P P0 PO PI PM_RMRT# MRTHON# P LT M_LK P LT M_T P PO PM_PWRTN# P P P P P0 P P LT PO LT PO PI LT LT _IN_O# OP_# T_IN_O# _ON# PWRLIMIT# PM TTE# UF_PLT_RT# P O EXT_I# P O EXT_MI# P P P PE0 PE PE PE PE PE PO LT PI PO PO PO PO LT LT L_KOFF# FN0_TH OLOREN# VU_ON U_E# U_E# PU_VRON PWR_W# T_IN_O# PE PE PI PO LI_W# PM_THERM# PF0 PI LUETOOTH# PF PI WIRELE# PF LT P_LK P PF LT P_T P PF LT TP_LK PF LT TP_T PF PO THRO_PU PF PO P_HN# P0 PI INTNT_ON# P LT PM_U# P PO T_NT# Power E PIO Use s ignal Name Power P - PO - T_NT# - PH0 PH PH PH PH PH PH - O LT LT PO PO PO PO - PM_LKRUN# - - T_LERN - NUM_LE P_LE - PI0 PI PI PI PI PI PI PI PJ0 PJ PI PI PI PI PI PI PI PI PO PO - U_PWR LL_YTEM_PWR VRM_PWR PWR_MON P_ET# K_I0 K_I E_LK_EN PM_PWROK PJ PI UNOK#_P PJ PJ PJ PK0 PK - PO PO PI PI - L_ FN_ PM_LP_M# UPWR_K PK PK PK PK PL0 PL PL PL PL PL PL PL PI PI PI PI PI PI PO PO PO PO PO PO PM_U# +VM_P +.0VM_+VMLK_P LN_WOL_EN _PR_U# - - LN_RT# L_PWROK E_WLN_PWR LP_M_ON _TTE_ON PK PO _PREENT PK PI P_PPE# UTeK OMPUTER IN. N ize Project Name Rev ustom chematic Information <Orgddr> ate: Friday, February, 00 heet of 0 E.0

3 0 0 0 H_#[:0] H_#[:] H_REQ#[:0] H_#[:0] H_#[:] H_REQ#[:0] H_T#0 H_T# H_0M# H_FERR# H_INNE# H_TPLK# H_INTR H_NMI H_MI# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_REQ#0 H_REQ# H_REQ# H_REQ# H_REQ# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# T00 T0 U00 J []# # L []# NR# L []# PRI# K []# M []# EFER# N []# RY# J [9]# Y# N [0]# P []# R0# P []# L []# IERR# P []# INIT# P []# R []# LOK# M T[0]# REET# K REQ[0]# R[0]# H REQ[]# R[]# K REQ[]# R[]# J REQ[]# TRY# L REQ[]# HIT# Y []# HITM# U []# R [9]# PM[0]# W [0]# PM[]# U []# PM[]# Y []# PM[]# U []# PRY# R []# PREQ# T []# TK T []# TI W []# TO W []# TM Y [9]# TRT# U [0]# R# V []# W []# []# THERML []# []# PROHOT# V T[]# THRM THRM 0M# FERR# THERMTRIP# INNE# R ROUP 0 R ROUP TPLK# LINT0 LINT MI# M RV N RV T RV V RV RV RV RV RV RV9 F RV0 IH REERVE XP/ITP INL ONTROL H LK LK[0] LK[] H E H F E F 0 H_IERR# H F F E 0 XP_PM# XP_PM# XP_TK XP_TI XP_TO XP_TM XP_TRT# XP_R# H_PROHOT_# T00 T00 T0 T09 H_# 0 H_NR# 0 H_PRI# 0 H_EFER# 0 H_RY# 0 H_Y# 0 H_R0# 0 R009 Ohm H_INIT# 0 H_LOK# 0 H_PURT# 0 H_R#0 0 H_R# 0 H_R# 0 H_TRY# 0 H_HIT# 0 H_HITM# 0 T0 T0 PU_THRM_ 0 PU_THRM_ 0 H_THRMTRIP#,,0 LK_PU_LK 9 LK_PU_LK# 9 +VP_PU 00 0.UF/0V Reserved for the reboot issue H_PURT# 00 0PF/0V R0 KOhm % +VP_PU R0 KOhm % Zo= Ohm, 0." max for TL_REF H_TN#0 H_TP#0 H_INV# H_TN# H_TP# H_INV# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# LK 00 U00 E [0]# F []# E []# []# F []# []# E []# E []# K []# [9]# J [0]# J []# H []# F []# K []# H []# J TN[0]# H TP[0]# H INV[0]# N []# K []# P []# R [9]# L [0]# M []# L []# M []# P []# P []# P []# T []# R []# L [9]# T [0]# N []# L TN[]# M TP[]# N INV[]# []# Y []# []# V []# V []# V []# T []# U [9]# U [0]# Y []# W []# Y []# W []# W []# []# []# TN[]# Y TP[]# INV[]# U []# E [9]# [0]# []# []# []# []# 0 []# E []# F []# []# E [9]# [0]# []# []# F []# TN[]# E TP[]# F INV[]# 0 TL_REF PU_TET OMP[0] R R0 TLREF % KOhm PU_TET TET MI OMP[] U R0 % KOhm PU_TET OMP[] T00 TET PU_TET TET OMP[] Y F T00 PU_TET TET F T00 PU_TET TET PRTP# E 00 TET PLP# 0.UF/0V PWR# 9 PU_EL0 EL[0] PWROO 9 PU_EL EL[] LP# 9 PU_EL EL[] PI# E T RP OKET T RP 0 T RP T RP F EL EL EL0 L H H 00 L H L 0 L L L H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_OMP0 H_OMP H_OMP H_OMP H_TN# 0 H_TP# 0 H_INV# 0 H_TN# 0 H_TP# 0 H_INV# 0 R0.Ohm % R0.9Ohm % R0.Ohm % R0.9Ohm % H_PRTP#,0,0 H_PWR# 0 H_PULP# 0 PM_PI# 0 omp 0,: Zo=. Ohm, trace length < 0." omp,: Z0= Ohm, trace length < 0." T0 H_PLP# 0 H_PWR 0 T0 OKET efault trapping When Not Used XP_PM# XP_TI XP_TO XP_TM XP_R# R00.9Ohm % R00.9Ohm % R00.9Ohm % R00.9Ohm % R00 KOhm % XP_TK R00.9Ohm % XP_TRT# R00.9Ohm % +VP_PU +V 0,,90 PWRLIMIT# H_PROHOT_# 00 RV-0 +VP_PU R00 Ohm Q00 HN00 Q00 UMKN THRO_PU 0 Q00 UMKN +V R0 0KOhm PM_THERM#_E,0 <Variant Name> UTeK OMPUTER IN. N LOK EN-I9LPR <Orgddr> Place R00 & R00 for XP function ize Project Name Rev ustom ate: Friday, February, 00 heet of 0.0

4 H_VI H_VI0 H_VI H_VI H_VI H_VI H_VI +V_PU VR_VI 0 VR_VI 0 VENE 0 VENE 0 VR_VI 0 VR_VI 0 VR_VI 0 VR_VI0 0 VR_VI 0 +VORE +VORE +VP_PU +VORE N +.V ize Project Name Rev ate: heet of ustom Friday, February, 00 UTeK OMPUTER IN. N PU-Penryn().0 <Orgddr> 0 ize Project Name Rev ate: heet of ustom Friday, February, 00 UTeK OMPUTER IN. N PU-Penryn().0 <Orgddr> 0 ize Project Name Rev ate: heet of ustom Friday, February, 00 UTeK OMPUTER IN. N PU-Penryn().0 <Orgddr> 0 +V_PU 0 m RNX00 RNX00 RNX00 RNX00 RNX00 RNX00 R00 0 % R00 0 % UF/V UF/V L00 /00Mhz l00 Irat=00m L00 /00Mhz l00 Irat=00m R00 0 % R00 0 % RNX00 RNX00 RNX00 RNX UF/.V 00 0UF/.V RNX00 RNX00 RNX00 RNX00 RNX00 RNX00 V V 9 V 0 V V V V V V9 0 V0 V 9 V 0 V V V V V V 0 V9 9 V0 0 V V V V V V 9 V 0 V V9 V0 V V V E V E9 V E0 V E V E V E V9 E V0 E V E0 V F V F9 V F0 V F V F V F V F V9 F V0 F0 V V 9 V 0 V V V V V V9 0 V0 9 V 0 V 0 V V V V V V 0 V9 V0 V 9 V V V V V V V 9 V9 0 V0 V V V V V E9 V E0 V E V E V9 E V90 E V9 E V9 E0 V9 F9 V9 F0 V9 F V9 F V9 F V9 F V99 F V00 F0 V VP J VP K VP M VP J VP K VP M VP9 N VP0 N VP R VP R VP T VP T VP V VP W VENE F VI[0] VI[] F VI[] E VI[] F VI[] E VI[] F VI[] E VENE E V VP VP V U00 OKET U00 OKET V P V E V V V V V 9 V V F V9 V0 V V V V 9 V V V V V9 V0 V V 9 V V V V V V V9 V0 V V 9 V V V E V E V E V E V9 E V0 E V E9 V E V E V F V F V F V F V F V9 F9 V0 F V F V F V V V V V H V H V9 H V0 H V J V J V J V J V K V K V K V K V9 L V0 L V L V L V M V M V M V M V N V N V9 N V0 N V P V V F V0 F9 V9 F V F V F V F V F V V E V E V E9 V P V P V R V R V R V R V9 T V90 T V9 T V9 T V9 U V9 U V9 U V9 U V9 V V9 V V99 V V00 V V0 W V0 W V0 W V0 W V0 Y V0 Y V0 Y V09 V0 V V V V V 9 V V V V9 V0 V V V V 9 V V V V V9 V0 V V V 9 V V V V V V9 V0 V V 9 V V V E V E V0 Y V V9 E V0 E V E V F U00 OKET U00 OKET

5 for Penryn +VORE 00 0UF/.V 0 0UF/.V 0 0UF/.V 0 0UF/.V 09 0UF/.V 00 0UF/.V 0 0UF/.V 0 0UF/.V 09 0UF/.V 0 0UF/.V +VP JP00 MM_OPEN_MIL +VP ecoupling apacitor (Place near PU) +VP_PU + E UF/.V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0 0UF/.V 0 0UF/.V 0 0UF/.V 0 0UF/.V 00 0UF/.V 00 0UF/.V 009 0UF/.V N 00 0UF/.V 00 0UF/.V N ecoupling guide from Intel ORE uf/0v r 0uF * pcs 0uF/V * pcs VP 0.uF * pcs 0uF * pcs? 0uF * pcs? +VORE Mid-Frequency apacitor Intel: UF * F: 0UF * : 0UF *0.../ VV:? +VP ecoupling apacitor Intel: 0UF *, 0.UF * F: 00UF *, 0.UF * VV:? +VP +VP 0 0UF/.V 0 0UF/.V 0 0UF/.V 0 0UF/.V 09 0UF/.V 0 0UF/.V 00 0UF/.V 0 0UF/.V 00 0UF/.V R00 R00 Ohm 0 0.UF/V N Q00 N00,,0 H_THRMTRIP# E Q00 PM90 FORE_OFF# FORE_OFF# 0,,0,,9,,0,,,,0 UF_PLT_RT# Thermal Trip signal (From PU to IH-9M and sequence) UTeK OMPUTER IN. N ize Project Name Rev ustom PU P <Orgddr> ate: Friday, February, 00 heet of 0.0

6 UTeK OMPUTER IN. N ize Project Name Rev ustom PU P <Orgddr> ate: Friday, February, 00 heet of 0.0

7 M M 0 M M M 9 M M M M M M 0 M M M M Q M Q# M Q# M Q# M M M Q# M Q0 M Q M Q M Q M Q M M M Q# M Q#0 M Q# M M0 M Q M M M M M M M Q M Q# M M M M M_LK_R0 M_LK_R#0 M_LK_R M_LK_R# M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q9 M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q9 M Q9 M Q M Q M Q M Q0 M Q M Q M Q M Q9 M Q M Q M Q0 M Q9 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q0 M Q M Q0 M Q M Q M Q PM_EXTT#0_R M [:0] 9, M M[:0] M Q[:0] M Q#[:0] M 9, M 0 9, M 9, M_# 9, M_#0 9, M_LK_R#0 M_LK_R0 M_KE 9, M_KE0 9, M R# 9, M # 9, M_OT 9, M_OT0 9, M_LK_R# M_LK_R M WE# 9, M_LK_,,9, M_T_,,9, M 9, M Q[:0] PM_EXTT#, M_VREF_MH, N N N N N N N N +.V +V N ize Project Name Rev ate: heet of ustom 0 Friday, February, 00 UTeK OMPUTER IN O-IMM0 (/).0 <Orgddr> ize Project Name Rev ate: heet of ustom 0 Friday, February, 00 UTeK OMPUTER IN O-IMM0 (/).0 <Orgddr> ize Project Name Rev ate: heet of ustom 0 Friday, February, 00 UTeK OMPUTER IN O-IMM0 (/).0 <Orgddr> 00 UF/0V 00 UF/0V N00 0.UF/V N00 0.UF/V 00 0.UF/V 00 0.UF/V N00 0.UF/V N00 0.UF/V 00.PF/0V 00.PF/0V N00 0.UF/V N00 0.UF/V R00 R UF/V 00 0.UF/V V V V V 9 V 9 V V V V9 V0 0 V V 0 VP 99 N N 0 N 0 N 9 NTET VREF N0 0 N 0 V V V V V V V V V9 V0 V V V 9 V 9 V V V V V9 V0 V V 9 V V 0 V V V 9 V V9 V0 V V V V V V 90 V 9 V V9 V0 V V V V V V V V V9 V0 9 V 9 V V V 0 V V 0 V NP_N 0 NP_N 0 J00 R_IMM_00P_H.mm J00 R_IMM_00P_H.mm 00.PF/0V 00.PF/0V 00 0UF/0V 00 0UF/0V /P # 0 # K0 0 K0# K K# KE0 9 KE 0 # R# 0 WE# L 9 9 OT0 OT 9 M0 0 M M M M 0 M M 0 M Q0 Q Q Q 0 Q Q Q 9 Q Q#0 Q# 9 Q# 9 Q# Q# 9 Q# Q# Q# Q0 Q Q Q 9 Q Q Q Q Q Q9 Q0 Q Q 0 Q Q Q Q Q Q Q9 Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q Q 0 Q Q Q Q Q9 9 Q0 Q Q Q 0 Q Q Q 9 Q Q 9 Q9 9 Q0 0 Q Q 9 _ Q 9 J00 R_IMM_00P_H.mm J00 R_IMM_00P_H.mm 00 UF/0V 00 UF/0V N00 0.UF/V N00 0.UF/V

8 M_LK_R# M_LK_R# M_LK_R M_LK_R M M 9 M Q M Q M Q# M Q M M M Q#0 M Q M 0 M Q# M Q# M Q M Q# M M M M M M M Q# M M M M0 M M M M Q M M M M M Q# M Q0 M M 0 M M M M M Q M Q# M M IMM M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q M Q0 M Q M Q0 M Q M Q9 M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q0 M Q M Q M Q M Q0 M Q M Q9 M Q M Q9 M Q M Q M Q M Q M Q9 M Q M Q M Q9 M Q0 M Q PM_EXTT#_R M M[:0] M Q#[:0] M Q[:0] M [:0] 9, M_OT 9, M_# 9, M_KE 9, M_# 9, M R# 9, M WE# 9, M 9, M 9, M # 9, M 0 9, M_KE 9, M_OT 9, M_LK_R M_LK_R# M_LK_R# M_LK_R M_T_,,9, M_LK_,,9, M 9, M Q[:0] PM_EXTT#, M_VREF_MH, N +V N N N N N N N N +.V +V ize Project Name Rev ate: heet of ustom Friday, February, 00 UTeK OMPUTER IN. N R O-IMM_.0 <Orgddr> 0 ize Project Name Rev ate: heet of ustom Friday, February, 00 UTeK OMPUTER IN. N R O-IMM_.0 <Orgddr> 0 ize Project Name Rev ate: heet of ustom Friday, February, 00 UTeK OMPUTER IN. N R O-IMM_.0 <Orgddr> 0 00.PF/0V 00.PF/0V 00 0.UF/V 00 0.UF/V N00 0.UF/V N00 0.UF/V N00 0.UF/V N00 0.UF/V 00 0.UF/V 00 0.UF/V 00 UF/0V 00 UF/0V N00 0.UF/V N00 0.UF/V N00 0.UF/V N00 0.UF/V R00 0KOhm R00 0KOhm 00 UF/0V 00 UF/0V /P # 0 # K0 0 K0# K K# KE0 9 KE 0 # R# 0 WE# L 9 9 OT0 OT 9 M0 0 M M M M 0 M M 0 M Q0 Q Q Q 0 Q Q Q 9 Q Q#0 Q# 9 Q# 9 Q# Q# 9 Q# Q# Q# Q0 Q Q Q 9 Q Q Q Q Q Q9 Q0 Q Q 0 Q Q Q Q Q Q Q9 Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q Q Q Q Q Q Q9 Q0 Q Q Q Q 0 Q Q Q Q Q9 9 Q0 Q Q Q 0 Q Q Q 9 Q Q 9 Q9 9 Q0 0 Q Q 9 _ Q 9 J00 R_IMM_00P_H9.mm J00 R_IMM_00P_H9.mm 00 0UF/0V 00 0UF/0V 00.PF/0V 00.PF/0V R00 R00 V V V V 9 V 9 V V V V9 V0 0 V V 0 VP 99 N N 0 N 0 N 9 NTET VREF N0 0 N 0 V V V V V V V V V9 V0 V V V 9 V 9 V V V V V9 V0 V V 9 V V 0 V V V 9 V V9 V0 V V V V V V 90 V 9 V V9 V0 V V V V V V V V V9 V0 9 V 9 V V V 0 V V 0 V NP_N 0 NP_N 0 J00 R_IMM_00P_H9.mm J00 R_IMM_00P_H9.mm

9 , M [:0], M [:0] +0.9V, M R#, M_#0, M_OT0, M M M M M 0 RN090 Ohm RN090 Ohm RN090 Ohm RN090 Ohm RN090 Ohm RN090 Ohm RN090 Ohm RN090 Ohm UF/V 0.UF/V 0.UF/V 0.UF/V N, M_KE, M, M Ohm M M M 9 M M M 0 R090 RN090 Ohm RN090 Ohm RN090 Ohm RN090 Ohm RN090 Ohm RN090 Ohm RN090 Ohm RN090 Ohm UF/V 0.UF/V 0.UF/V 0.UF/V N, M 0, M M 0 M M M M M RN090 Ohm RN090 Ohm Ohm RN090 Ohm RN090 Ohm RN090 Ohm RN090 Ohm RN090 Ohm UF/V 0.UF/V 0.UF/V 0.UF/V, M, M_KE0 Ohm Ohm R090 R UF/V N N, M_KE, M_OT, M_#, M #, M WE# M M M 9 M Ohm R090 RN090 Ohm RN090 Ohm RN090 Ohm RN090 Ohm RN090 Ohm RN090 Ohm RN090 Ohm RN090 Ohm UF/V 0.UF/V 0.UF/V 0.UF/V N, M, M 0 M M M M 0 M M RN0909 Ohm RN0909 Ohm RN0909 Ohm RN0909 Ohm RN090 Ohm RN090 Ohm RN090 Ohm RN090 Ohm UF/V 0.UF/V 0.UF/V 0.UF/V N, M R#, M_#, M_OT, M_OT, M_#, M #, M WE# M RN09 Ohm RN09 Ohm RN09 Ohm RN09 Ohm RN09 Ohm RN09 Ohm RN09 Ohm RN09 Ohm UF/V 0.UF/V 0.UF/V 0.UF/V, M, M_KE Ohm Ohm R090 R UF/V N N UTeK OMPUTER IN. N R termination <Orgddr> ize Project Name Rev ustom ate: Friday, February, 00 heet 9 of 0.0

10 R00.9Ohm % H_ROMP +VP R00 Ohm % H_WIN R % 0.UF/0V +VP H_PURT# R00 H_PULP# KOhm % 00 0.UF/0V R00 KOhm % T00 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_WIN H_ROMP N_PULP# RX00 HVREF U00 F H_#_0 H_#_ F H_#_ E H_#_ H_#_ H H_#_ H H_#_ F H_#_ H_#_ H H_#_9 M9 H_#_0 M H_#_ J H_#_ J H_#_ N H_#_ J H_#_ P H_#_ L H_#_ R H_#_ N9 H_#_9 L H_#_0 M H_#_ J H_#_ N H_#_ R H_#_ N H_#_ N H_#_ P H_#_ N H_#_ L H_#_9 N0 H_#_0 M H_#_ Y H_#_ H_#_ Y H_#_ Y0 H_#_ Y H_#_ Y H_#_ Y H_#_ W H_#_9 H_#_0 Y9 H_#_ H_#_ 9 H_#_ H_#_ H_#_ 0 H_#_ H_#_ E H_#_ E9 H_#_9 H_#_0 H_#_ H_#_ H_#_ H_#_ E H_#_ F H_#_ H_#_ E H_#_ H_#_9 E H_#_0 E H_#_ H_#_ H_#_ H_WIN E H_ROMP H_PURT# E H_PULP# H_VREF H_VREF NTI_HIPET HOT H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_9 H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_9 H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_ H_#_9 H_#_0 H_#_ H_#_ H_#_ H_#_ H_#_ H_# H_T#_0 H_T#_ H_NR# H_PRI# H_REQ# H_EFER# H_Y# HPLL_LK HPLL_LK# H_PWR# H_RY# H_HIT# H_HITM# H_LOK# H_TRY# H_INV#_0 H_INV#_ H_INV#_ H_INV#_ H_TN#_0 H_TN#_ H_TN#_ H_TN#_ H_TP#_0 H_TP#_ H_TP#_ H_TP#_ H_REQ#_0 H_REQ#_ H_REQ#_ H_REQ#_ H_REQ#_ H_R#_0 H_R#_ H_R#_ F H M J P R N M E P F 0 9 J E0 H J0 L L J H0 K 0 F K L0 H 9 F E9 0 H H J F9 H9 E H 9 J L Y Y L0 M E L9 M E K F F H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_#9 H_#0 H_# H_# H_# H_# H_# H_REQ#0 H_REQ# H_REQ# H_REQ# H_REQ# H_# H_T#0 H_T# H_NR# H_PRI# H_R0# H_EFER# H_Y# H_PWR# H_RY# H_HIT# H_HITM# H_LOK# H_TRY# H_INV#0 H_INV# H_INV# H_INV# H_TN#0 H_TN# H_TN# H_TN# H_TP#0 H_TP# H_TP# H_TP# H_R#0 H_R# H_R# T00 T00 H_#[:] H_REQ#[:0] H_#[:0] LK_MH_LK 9 LK_MH_LK# 9 H_#[:] H_REQ#[:0] H_#[:0] ap 0.uF within 00 mils from MH UTeK OMPUTER IN. N antiga -- PU () <Orgddr> ize Project Name Rev ustom ate: Friday, February, 00 heet 0 of 0.0

11 +.V N +.V PLL_REF_LK PLL_REF_LK# PLL_REF_LK PLL_REF_LK# R09 KOhm % R0 KOhm % +V R0 KOhm % M_ROMP_VOH M_ROMP_VOL 0.9V_VTT_REF 9 MH_EL0 9 MH_EL 9 MH_EL JP0 MM_OPEN_MIL MH_F_ MH_F_ MH_F_ N R0 R0 R0.0KOHM R0 KOhm % 0 0.UF/0V 0.UF/.V 0.UF/.V R R R R R9 R0 R R 0 0.0UF/V M_VREF_MH, MH_F_9 MH_F_0 MH_F_ MH_F_ MH_F_ MH_F_9 MH_F_0 PM_PWROK or VRM_PWR 0KOhm 0KOhm 0 0.0UF/V PM_EXTT#0 PM_EXTT# ME JT PORT T T T T M RV N RV R RV T RV H9 RV H0 RV H RV H RV K ME_JT_TK RV9 L ME_JT_TI RV0 K ME_JT_TO RV N ME_JT_TM RV M RV T RV LK_REF_PLL 9 LK_REF_PLL# 9 LK_REF_ 9 LK_REF_# 9 T0 T0 T T0 T0 T0 T0 T09 PM_EXTT#, RV J RV M RV RV0 RV RV F RV H RV F RV T F_0 R F_ P MH_F_ F_ P0 MH_F_ F_ P F_ F_ N F_ M MH_F_ F_ E F_ F_9 MH_F_ F_0 N F_ P F_ T MH_F_ F_ R0 MH_F_ F_ M0 F_ L MH_F_ F_ H MH_F_ F_ P9 F_ R F_9 T F_0 PMYN# R9 PM_YN#,0,0 H_PRTP# PM_EXTT#0 PM_PRTP# N PM_EXTT# PM_EXT_T#_0 P,0 PM_PWROK RX0 PM_PWROK_MH PM_EXT_T#_ T0 RX0 UF_PLT_RT#_MH PWROK,,0,,,,0 UF_PLT_RT# 0 T RTIN#,,0 H_THRMTRIP# T0 THERMTRIP#,0 PM_PRLPVR R PRLPVR Y U00 N_ F N_ N_ N_ H N_ N_ E N_ H N_ F N_9 N_0 H N_ H N_ H N_ H N_ N_ H N_ F N_ H N_ N_9 E N_0 N_ F N_ N_ N_ F N_ NTI_HIPET RV N PM R ONTROL/OMPENTION LK MI F RPHI VI ME MI H _K_0 _K K_0 _K K#_0 _K# K#_0 _K# KE_0 _KE KE_0 _KE #_0 _# #_0 _# OT_0 _OT OT_0 _OT_ M_ROMP M_ROMP# M_ROMP_VOH M_ROMP_VOL M_VREF M_PWROK M_REXT M_RMRT# PLL_REF_LK PLL_REF_LK# PLL_REF_LK PLL_REF_LK# PE_LK PE_LK# MI_RXN_0 MI_RXN_ MI_RXN_ MI_RXN_ MI_RXP_0 MI_RXP_ MI_RXP_ MI_RXP_ MI_TXN_0 MI_TXN_ MI_TXN_ MI_TXN_ MI_TXP_0 MI_TXP_ MI_TXP_ MI_TXP_ FX_VI_0 FX_VI_ FX_VI_ FX_VI_ FX_VI_ FX_VR_EN L_LK L_T L_PWROK L_RT# L_VREF P_TRLLK P_TRLT VO_TRLLK VO_TRLT LKREQ# IH_YN# TTN# H_LK H_RT# H_I H_O H_YN P T V U0 R R U V0 Y Y Y V R Y F Y H F H M_LK_R0 M_LK_R M_LK_R M_LK_R M_LK_R#0 M_LK_R# M_LK_R# M_LK_R# M_KE0,9 M_KE,9 M_KE,9 M_KE,9 M_#0,9 M_#,9 M_#,9 M_#,9 M_OT0,9 M_OT,9 M_OT,9 M_OT,9 M_ROMP R 0.Ohm % M_ROMP# R 0.Ohm % M_ROMP_VOH M_ROMP_VOL PLL_REF_LK PLL_REF_LK# PLL_REF_LK PLL_REF_LK# T T FX_VI_0 T0 FX_VI_ T FX_VI_ T FX_VI_ T FX_VI_ T FX_VR_EN MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP PM_PWROK T0 N P_TRLLK T M P_TRLT T9 VO_TRLLK T0 E VO_TRLT T K LKREQ_MH# H MH_IH_YN# T TTN# R Ohm LKREQ_MH# LK_MH_PLL 9 LK_MH_PLL# 9 L_LK0 L_T0 L_RT#0 L_VREF L_KLT_TRL_M T9 +.V V M_VREF_MH R R 0KOhm F MH_M_REXT R 99Ohm % E F F E E E E H9 E0 E E H0 E E E H E F H F E H H N J H N +VP R 0KOhm +VP N R0 KOhm % R0 0 Ohm 0.UF/0V % +V T 0 0.0UF/V N LV_L0P_M LV_LP_M LV_LP_M NVII R & R & R Mount 0 Ohm. LUE_M REEN_M RE_M N RT LK_M RT T_M VYN_R_M HYN_R_M LV_LN_M LV_LP_M LV_L0P_M LV_L0N_M LV_LN_M LV_LP_M LV_LLKN_M LV_LLKP_M L_V_EN_M L_KEN_M EI_LK_M EI_T_M L_KLT_TRL_M L L_KEN_M L_KLT_TRL L_KLT_EN M L_TRL_LK M EI_LK_M L_TRL_T K EI_T_M L LK J L T L_V_EN_M M9 R L_V_EN %.KOhm LV_I R LV_V E LV_VREFH E LV_LLKN_M LV_VREFL LV_LLKP_M LV_LK# 0 T0 LV_LK T LV_LK# LV_LK R R R LV_L0N_M H LV_LN_M LV_T#_0 E LV_LN_M LV_T#_ 0 LV_T#_ 0 LV_T#_ H LV_T_0 LV_T_ F0 LV_T_ 0 LV_T_ LV_T#_0 H LV_T#_ LV_T#_ J LV_T#_ LV_T_0 LV_T_ F LV_T_ K LV_T_ F TV_ H TV_ K TV_ H E J 9 U00 TV_RTN TV_ONEL_0 E TV_ONEL_ RT_LUE RT_REEN RT_RE RT_IRTN RT LK_M H RT T_M RT LK J HYN_M RT T J9 RT_REF_M RT_HYN E9 VYN_M RT_TVO_IREF L9 RT_VYN NTI_HIPET RT LK_M RT T_M VYN_R_M HYN_R_M N LV LV_LN_M LV_LP_M LV_L0P_M LV_L0N_M LV_LN_M LV_LP_M LV_LLKN_M LV_LLKP_M L_V_EN_M L_KEN_M EI_LK_M EI_T_M PI-EXPRE RPHI TV V PE_OMP PIEN_RXN0 PIEN_RXN PIEN_RXN PIEN_RXN PIEN_RXN PIEN_RXN PIEN_RXN PIEN_RXN PIEN_RXN PIEN_RXN9 PIEN_RXN0 PIEN_RXN PIEN_RXN PIEN_RXN PIEN_RXN PIEN_RXN PIEN_RXP0 PIEN_RXP PIEN_RXP PIEN_RXP PIEN_RXP PIEN_RXP PIEN_RXP PIEN_RXP PIEN_RXP PIEN_RXP9 PIEN_RXP0 PIEN_RXP PIEN_RXP PIEN_RXP PIEN_RXP PIEN_RXP R % 0.OHM VYN_M R % 0.OHM HYN_M R %.0KOhm RT_REF_M RE_M REEN_M LUE_M PE_OMPI T PE_OMPO T PE_RX#_0 H PE_RX#_ J PE_RX#_ L PE_RX#_ L0 PE_RX#_ N PE_RX#_ P PE_RX#_ N PE_RX#_ T PE_RX#_ U PE_RX#_9 Y PE_RX#_0 Y PE_RX#_ Y PE_RX#_ PE_RX#_ PE_RX#_ PE_RX#_ 9 PE_RX_0 H PE_RX_ J PE_RX_ L PE_RX_ L PE_RX_ N0 PE_RX_ P PE_RX_ N PE_RX_ T PE_RX_ U PE_RX_9 Y PE_RX_0 W PE_RX_ Y PE_RX_ PE_RX_ PE_RX_ PE_RX_ 0 PE_TX#_0 J PE_TX#_ M PE_TX#_ M PE_TX#_ M0 PE_TX#_ M PE_TX#_ R PE_TX#_ N PE_TX#_ T0 PE_TX#_ U PE_TX#_9 U0 PE_TX#_0 Y0 PE_TX#_ PE_TX#_ PE_TX#_ 0 PE_TX#_ PE_TX#_ PE_TX_0 J PE_TX_ L PE_TX_ M PE_TX_ M9 PE_TX_ M PE_TX_ R PE_TX_ N PE_TX_ T9 PE_TX_ U PE_TX_9 U9 PE_TX_0 Y9 PE_TX_ Y PE_TX_ PE_TX_ 9 PE_TX_ PE_TX_ RE_M REEN_M LUE_M UTeK OMPUTER IN. N PIEN_RXN[0..] 0 PIEN_RXP[0..] 0 PIE_RXN[0..] 0 PIE_RXP[0..] 0 +V_PE PIEN_TXN0 X0 0.UF/0V PIE_RXN0 PIEN_TXN X0 0.UF/0VPIE_RXN PIEN_TXN X0 0.UF/0V PIE_RXN PIEN_TXN X0 0.UF/0VPIE_RXN PIEN_TXN X0 0.UF/0V PIE_RXN PIEN_TXN X0 0.UF/0VPIE_RXN PIEN_TXN X0 0.UF/0V PIE_RXN PIEN_TXN X0 0.UF/0VPIE_RXN PIEN_TXN X09 0.UF/0V PIE_RXN PIEN_TXN9 X0 0.UF/0VPIE_RXN9 PIEN_TXN0 X 0.UF/0V PIE_RXN0 PIEN_TXN X 0.UF/0VPIE_RXN PIEN_TXN X 0.UF/0V PIE_RXN PIEN_TXN X 0.UF/0VPIE_RXN PIEN_TXN X 0.UF/0V PIE_RXN PIEN_TXN X 0.UF/0VPIE_RXN PIEN_TXP0 X 0.UF/0V PIE_RXP0 PIEN_TXP X 0.UF/0VPIE_RXP PIEN_TXP X9 0.UF/0V PIE_RXP PIEN_TXP X0 0.UF/0VPIE_RXP PIEN_TXP X 0.UF/0V PIE_RXP PIEN_TXP X 0.UF/0VPIE_RXP PIEN_TXP X 0.UF/0V PIE_RXP PIEN_TXP X 0.UF/0VPIE_RXP PIEN_TXP X 0.UF/0V PIE_RXP PIEN_TXP9 X 0.UF/0VPIE_RXP9 PIEN_TXP0 X 0.UF/0V PIE_RXP0 PIEN_TXP X 0.UF/0VPIE_RXP PIEN_TXP X9 0.UF/0V PIE_RXP PIEN_TXP X0 0.UF/0VPIE_RXP PIEN_TXP X 0.UF/0V PIE_RXP PIEN_TXP X 0.UF/0VPIE_RXP N antiga-r/pe() ize Project Name Rev ustom NVII R & R9 & R0 Mount 0 Ohm. R0 9.9Ohm % RN0 RN0 RN0 RN0 R R R9 R0 <Orgddr> ate: Friday, February, 00 heet of 0.0

12 M Q[0:] U00 M Q[0:] M Q0 J M Q _Q_0 0 M 0,9 J M Q _Q M,9 N M Q _Q T M,9 M M Q _Q_ J M Q _Q R# 0 M R#,9 J0 M Q _Q # 0 M #,9 M M Q _Q WE# Y0 M WE#,9 M M Q _Q_ N M Q9 _Q_ N M Q0 _Q_9 U0 M Q _Q_0 M M[0..] T M M0 M Q _Q M_0 M N M M M Q _Q M_ T N9 M M M Q _Q M_ Y U M M M Q _Q M_ U9 U M M M Q _Q M_ V9 M M M Q _Q M_ Y Y M M M Q _Q M_ T 0 M M M Q9 _Q M_ J M Q[0:] M Q0 _Q_9 V M Q0 M Q _Q_0 _Q_0 J Y M Q M Q _Q Q_ T M Q M Q _Q Q_ 0 M Q M Q _Q Q_ Y M Q M Q _Q Q_ W M Q M Q _Q Q_ V M Q M Q _Q Q_ U T M Q M Q#[0:] M Q _Q Q_ M Y M Q#0 M Q9 _Q Q#_0 J M Q# M Q0 _Q_9 _Q#_ T V M Q# M Q _Q_0 _Q#_ W M Q# M Q _Q Q#_ M Q# M Q _Q Q#_ Y U M Q# M Q _Q Q#_ M Q# M Q _Q Q#_ U9 M Q# M Q _Q Q#_ M U M [0:],9 M Q _Q_ V M 0 M Q _Q M_0 M M Q9 _Q M_ M M Q0 _Q_9 _M_ 9 M M Q _Q_0 _M_ H 9 M M Q _Q M_ U0 M M Q _Q M_ V9 M M Q _Q M_ M M Q _Q M_ 9 M M Q _Q M_ F Y M 9 M Q _Q M_9 W M 0 M Q _Q M_0 V M M Q9 _Q M_ V M M Q0 _Q_9 _M_ H T9 M M Q _Q_0 _M_ H N M M Q _Q M_ Y U M Q _Q_ U M Q _Q_ T M Q _Q_ N0 M Q _Q_ M M Q _Q_ M M Q _Q_ J9 M Q9 _Q_ J M Q0 _Q_9 N M Q _Q_0 M M Q _Q_ J M Q _Q_ J _Q_ NTI_HIPET R YTEM MEMORY M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q M Q M Q M Q M Q M Q M Q9 M Q0 M Q M Q M Q U00E K _Q_0 H _Q_ P _Q_ P _Q_ J _Q_ J _Q_ M _Q_ P _Q_ U _Q_ U _Q_9 _Q_0 Y _Q_ T _Q_ R _Q Q Q Q Q Q_ F _Q_9 E _Q_0 _Q_ F0 _Q_ F _Q Q_ F _Q_ H _Q Q_ H0 _Q_ 9 _Q_9 _Q_0 H _Q_ H _Q Q_ H _Q Q_ H _Q_ F _Q_ F _Q Q_9 _Q_0 _Q_ Y _Q_ Y _Q_ F _Q_ F _Q Q Q_ V _Q_ U _Q_9 R _Q_0 N _Q_ Y _Q_ V _Q_ P _Q_ R _Q_ L _Q_ L _Q_ J _Q_ H _Q_9 M _Q_0 M _Q_ H _Q_ J _Q_ NTI_HIPET R YTEM MEMORY 0 _R# _# _WE# _M_0 _M M M M M M M Q_0 _Q Q Q Q Q Q Q Q#_0 _Q# Q# Q# Q# Q# Q# Q# M_0 _M M M M M M M M M_9 _M_0 _M M M M_ U F M Y 0 M M0 M M M M F M M M M M M P K M M M M L V M Q0 M Q M Q M Q H9 M Q M Q U M Q N M Q L M Q#0 V M Q# H M Q# H M Q# 9 M Q# M Q# T M Q# N M Q# V U W U W T W Y H U M 0 M M M M M M M M M 9 M 0 M M M M M 0,9 M,9 M,9 M R#,9 M #,9 M WE#,9 M M[0:] M Q[0:] M Q#[0:] M [0:],9 UTeK OMPUTER IN. N antiga--r bus () <Orgddr> ize Project Name Rev ustom ate: Friday, February, 00 heet of 0.0

13 FOR R R MY E N N T0 T0 +VFX_ORE R0 V_X_ENE V_X_ENE +.V_MH T0 T0 T0 T0 T0 T0 T09 U00 P V_M_ N V_M_ H V_M_ V_M_ F V_M_ V_M_ V_M_ V_M_ V_M_9 Y V_M_0 W V_M_ V V_M_ U V_M_ T V_M_ R V_M_ P V_M_ N V_M_ H V_M_ V_M_9 F V_M_0 0 V_M_ H9 V_M_ 9 V_M_ F9 V_M_ 9 V_M_ 9 V_M_ 9 V_M_ 9 V_M_ Y9 V_M_9 W9 V_M_0 V9 V_M_ U9 V_M_ T9 V_M_ R9 V_M_ P9 V_M_ V_M_/N V_M_/N V_M_/N V_M_9/N W V_M_0/N W V_M_/N T V_M_/N Y V_X_ E V_X_ V_X_ V_X_ E V_X_ V_X_ V_X_ Y V_X_ E V_X_9 V_X_0 V_X_ V_X_ J V_X_ V_X_ E V_X_ V_X_ V_X_ Y V_X_ H0 V_X_9 F0 V_X_0 E0 V_X_ 0 V_X_ 0 V_X_ 0 V_X_ T V_X_ T V_X_ M V_X_ L V_X_ E V_X_9 J V_X_0 H V_X_ V_X_ F V_X_ V_X_ V_X_ Y V_X_ V V_X_ U V_X_ N V_X_9 M V_X_0 U V_X_ T V_X_ J V_X_ENE H V_X_ENE POWER V M V FX V FX NTF Max: m V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_9 V_X_NTF_0 V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_9 V_X_NTF_0 V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_9 V_X_NTF_0 V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_9 V_X_NTF_0 V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_9 V_X_NTF_0 V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_ V_X_NTF_9 V_X_NTF_0 V M LF V_M_LF V_M_LF V_M_LF V_M_LF V_M_LF V_M_LF V_M_LF W V W V W V W V W V M L K W V U M0 K0 W0 U0 M9 L9 K9 J9 H9 9 F9 E9 9 9 Y9 W9 V9 U9 M K H F E Y W V M L K J H F E Y W V U V M0 V Y M0 +VFX_ORE V_M_LF V_M_LF V_M_LF V_M_LF V_M_LF V_M_LF V_M_LF R. JP0 MM_OPEN_MIL 09 0.UF/0V N +VP iscrete V:.m UM : 9.m +VP JP0 MM_OPEN_MIL + E0 00UF/.V + +.V N JP0 MM_OPEN_MIL E 00UF/.V UF/.V 0 0.UF/0V 0.UF/.V JP0 MM_OPEN_MIL UF/.V JP0 MM_OPEN_MIL UM : 00m iscrete V : 0m (hort to N ) 00m JP0 + MM_OPEN_MIL E0 00UF/.V 0.UF/.V 0.UF/.V UF/.V 0 UF/.V 0 0.UF/.V UF/.V UF/.V R: 000m R: 0m UF/.V 0 UF/.V 0 UF/.V 0 0.UF/.V +.V_MH N +V_MH +VFX_ORE 0.UF/0V 0.UF/0V 0 0.UF/0V 0 0.UF/0V U00F V_ V_ V_ V_ Y V_ V V_ U V_ M V_ K V_9 J V_0 V_ F V_ E V_ V_ V_ Y V_ W V_ V V_ U V_9 H V_0 F V_ V_ V_ J V_ V_ E V_ V_ H V_ V_9 F V_0 V_ J V_ H V_ F V_ T V_ V ORE NTI_HIPET POWER V NTF V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_9 V_NTF_0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_9 V_NTF_0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_9 V_NTF_0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_9 V_NTF_0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ M L K J H E Y W U M0 L0 K0 H0 0 F0 E Y0 W0 V0 U0 L9 K9 J9 H9 9 E9 9 9 Y9 W9 V9 L K L K K K K +V_MH Route V_X_ENE and V_X_ENE differentially. NTI_HIPET N UTeK OMPUTER IN. N antiga--power () ize Project Name Rev ustom <Orgddr> ate: Friday, February, 00 heet of 0.0

14 +V +VP +.V L /00Mhz +VP L /00Mhz L0 /00Mhz l00 Irat=00m L /00Mhz L /00Mhz L /00Mhz +V_Q 0UF/.V 0.UF/0V 0.UF/0V 0.UF/0V 0.UF/0V L0 /00Mhz l00 Irat=00m R L0 /00Mhz l00 Irat=00m 0.UF/0V 0.0UF/V 0.0UF/V + E9 00UF/V + E9 00UF/V R 00u E0 0UF/.V 9 0.UF/0V UF/.V R R R R 0.UF/0V R 0.0UF/V +V_RT +V +VP_PLL +VP_PLL +VP_PEPLL +VP_HPLL.UF/.V +VP_MPLL 0.UF/0V +VP.m +VP_PEPLL 0m +VP R: 0m R: m 0 0.UF/0V +VP R: m R: m m +.V m.m +V_LV 000PF/0V T 0.UF/0V +V.m + E0 00UF/.V +.V m 9.m +.V 0.m +V_RT +V 0m 9m R.UF/.V 0.UF/0V UF/.V +V_RT +V +V_LV R +VM_MH R0 R. 0.m m m +VP_PLL +VP_PLL +VP_HPLL +VP_MPLL UF/.V 9 0.0UF/V +V_PE_MH 0.UF/0V +VP_PEPLL.UF/.V 0.UF/0V UF/.V 0.UF/0V R9 UF/.V V_RT V_RT V V F L E J J V_PLL V_PLL V_HPLL V_MPLL V_LV V_PE_ V_PE_PLL R0 V_M_ P0 V_M_ N0 V_M_ R V_M_ P V_M_ N V_M_ T V_M_ R V_M_ P V_M_9 P V_M_K_ N V_M_K_ P V_M_K_ N V_M_K_ N V_M_K_ M V_M_K_NTF_ M V_M_K_NTF_ M V_M_K_NTF_ L V_M_K_NTF_ M V_M_K_NTF_ L V_M_K_NTF_ M V_M_K_NTF_ L V_M_K_NTF_ V_TV V_TV M L F U00H V_LV V_H V_TV V_Q V_HPLL V_PE_PLL M V_LV_ L V_LV_ R NTI_HIPET RT PLL LV PE M TV H LV POWER K TV/RT XF M K MI HV PE VTT VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_9 VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_9 VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ V_XF_ V_XF_ V_XF_ V_M_K_ V_M_K_ V_M_K_ V_M_K_ V_TX_LV VTTLF V_HV_ V_HV_ V_HV_ V_PE_ V_PE_ V_PE_ V_PE_ V_PE_ V_MI_ V_MI_ V_MI_ V_MI_ VTTLF VTTLF VTTLF U T U T U T U0 T0 U9 T9 U T U T U T U T V U V U T V U F H0 0 F0 K V U V U U H F H.m MH_VTTLF L MH_VTTLF MH_VTTLF +VXF_MH +V_M_K +V_LV 0.UF/.V 0.UF/.V m +V_MI 0 UF/.V 0.UF/0V 9 000PF/0V +V_HV m m 0.UF/.V R09.UF/.V 0 0UF/.V.m 0.m 0.UF/0V.UF/.V 0 0.UF/.V +VP +VP L09 /00Mhz l00 +.V_MH Irat=00m R: 9.m R: m 0UF/.V +.V L /00Mhz 0 UF/.V 0.UF/.V + E0 00UF/.V +VP 0.UF/0V R0 % 0 T +V +V_PE +VP JP0 MM_OPEN_MIL + E0 UF/.V 00UF/.V +V_PE Power disable guidelines Refer to esign uide Table H Refer to.0. imt Power disable guidelines Refer to esign uide... UTeK OMPUTER IN. N antiga-power() ize Project Name Rev ustom <Orgddr> ate: Friday, February, 00 heet of 0.0

15 MH_F_ F : Integrated TPM Host Interface MH_F_ MH_F_9 R.KOhm HIH = itpm disable (efault) R.KOhm LOW = itpm enable +V MH_F_ MH_F_ F : MI TRP HIH = MI X (efault) LOW = MI X F : Intel ME rypto trap Transport Layer ecurity cipher suite HIH = With confidentiality (efault) LOW = Without confidentiality MH_F_0 MH_F_ F0 : PIe Loopback HIH = isable (efault) LOW = Enable F [:] : XOR/LL-Z 00 = Reserved 0= XOR Mode Enabled 0= ll-z Mode Enabled = Normal Operation (efault) MH_F_0 +V F9 : MI Lane Reversal LOW = NORML (default) HIH = Reverse Lanes R0.KOhm F0 : VO/PIE ONURRENT MOE LOW = ONLY VO or PIE is Operational (efault) HIH = VO and PIE are operating simultaneously via the PE port U R L W N J F Y T N L Y V R M V R P H F F H Y U T M F V U M J Y T N J E N L U M H Y U T M 0 0 V0 N0 H0 E0 T9 M9 J9 E9 N9 L9 9 H U H Y U T J F F W T N J H K U V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_90 V_9 V_9 V_9 V_9 V_9 V_9 V_9 V_9 V_99 V V_00 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_09 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_90 V_9 V_9 V_9 V_9 V_9 V_9 V_9 V_9 M E P L J F H Y U T F M J F E W V R L H P L H N K F N9 T9 N9 K9 H9 F9 9 V T R J E Y P K H F F H F H V R J Y N L J E F Y T J H F R L K J F E H Y U00I NTI_HIPET MH_F_9 F9 : PIE RPHI LNE HIH = Normal Operation (efault) LOW = Reverse Lanes MH_F_ R0.KOhm F : F ynamic OT HIH = Ensable (efault) LOW = isable UTeK OMPUTER IN. N ize Project Name Rev ustom antiga-n <Orgddr> L W U P N H F R M J 0 0 W0 T0 J0 0 Y0 N0 K0 F W T R M H U N N K E W N J E N L E F V T M J Y N H Y N 0 V0 T0 J0 E0 0 M0 F9 9 N9 M H V T V_99 V_00 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_09 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_90 V_9 V_9 V_9 V_9 V_9 V_9 V V_9 V_9 V_99 V_00 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_0 V_09 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_ V_ V_ V_ V_9 V_0 V_ V_ V_ V_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_9 V_NTF_0 V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V_NTF_ V V V V V V N_ N_ N_ N_9 N_0 N_ N_ N_ N_ N_ N_ N_ N_ N_9 N_0 N_ N_ H Y L E Y U N J E N J V T M M H Y L J H F E V L R P F W U R P J H F E Y M K M P H U U U U9 F V J0 M9 F9 9 U U L0 V0 9 L J U H H E F E U00J NTI_HIPET N V V NTF R09.KOhm R0.KOhm R0.0KOHM R.KOhm R0.0KOHM R.KOhm ate: Friday, February, 00 heet of 0.0

16 UTeK OMPUTER IN. N ize Project Name Rev <Orgddr> ate: Friday, February, 00 heet of 0.0

17 UTeK OMPUTER IN. N ize Project Name Rev <Orgddr> ate: Friday, February, 00 heet of 0.0

18 UTeK OMPUTER IN. N ize Project Name Rev <Orgddr> ate: Friday, February, 00 heet of 0.0

19 UTeK OMPUTER IN. N ize Project Name Rev <Orgddr> ate: Friday, February, 00 heet 9 of 0.0

20 +V_RT +V_RT R00 R00 0KOhm 0KOhm 00 UF/.V ML/+/-0% Place Near the Open oor 00 UF/.V ML/+/-0% JRT MM_OPEN_MIL +V_RT T_RXN0 T_RXP0 T_TXN0 T_TXP0 T_RXN T_RXP T_TXN T_TXP RX00 RTRT# RTRT# R00 MOhm RT_X RT_X IH_INTRUER# IH_INTVRMEN LI/LI disable guidelines esign guide..9 +.V_PIE_IH R0 0KOhm +VU PIO IH_LN_OMP R009.9Ohm % Z_LK_HMI R0 OHM Z_LK R00 Z_YN R0 Z_YN_HMI R09 OHM Z_RT# R0 Z_RT#_HMI R00 OHM Z_IN0 Z_IN Z_IN_HMI T0 Z_IN Z_OUT_HMI R0 OHM Z_OUT R0 T0 PIO dpu_pwr_en#_pio internal pull-up +V R0 0KOhm T_LE# X00 X00 X00 X00 0.0UF/V 0.0UF/V 0.0UF/V 0.0UF/V RTX RTX RTRT# F0 RTRT# INTRUER# INTVRMEN LN00_LP E LN_LK LN_RTYN F LN_RX0 LN_RX LN_RX LN_TX0 LN_TX E LN_TX 0 F H_IT_LK H H_YN E H_RT# F H_IN0 H_IN H H_IN E H_IN U00 LN_OK#/PIO LN_OMPI LN_OMPO H_OUT H_OK_EN#/PIO E H_OK_RT#/PIO TLE# J T0RXN H T_TXN0_IH T0RXP F T_TXP0_IH T0TXN T0TXP H TRXN J T_TXN_IH TRXP T_TXP_IH TTXN F TTXP IH9M RT LP LN / LN PU IH T FWH0/L0 FWH/L FWH/L FWH/L FWH/LFRME# LRQ0# LRQ#/PIO 0TE 0M# PRTP# PLP# FERR# PUPWR INNE# INIT# INTR RIN# NMI MI# TPLK# THRMTRIP# PEI TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP T_LKN T_LKP TRI# TRI K K L K K IH_LP_0 IH_LP_ IH_LP_ IH_LP_ IH_LP_FRME# _FERR# T00 T009 PM_THRMTRIP# IH_PEI H TRXN TRXP T0 T00 TTXN T00 F TTXP T00 H J J H RX00 RX00 RX00 RX00 RX00 J IH_LRQ0# J IH_LRQ# T0 T0 N J RX00 J _PRTP# H_PRTP# E RX009 H_PLP# J F E L F F H H9 J9 E0 F0 T00 RX0 0TE 0 H_0M# Ohm H_PWR H_INNE# H_INIT# H_INTR R_IN# 0 H_NMI H_MI# H_TPLK# T00 ET_TXN_IH X00 0.0UF/V ET_TXP_IH X00 0.0UF/V T0 LK_PIE_T# 9 T0 LK_PIE_T 9 R0 TRI#.9Ohm % H_PRTP# H_PLP# LP_0 0, LP_ 0, LP_ 0, LP_ 0, LP_FRME# 0, H_PRTP#,,0 H_PLP# +VP R0 Ohm ET_RXN ET_RXP ET_TXN ET_TXP R00 Ohm R0 Ohm +VP RX00 %.9OHM 00 00PF/0V R00 Ohm +VP H_FERR# H_THRMTRIP#,, Flash escriptor ecurity Override R0 PIO High = Enable ( efault ) Low = Overridden +V_RT 00 PF/0V X00.Khz RT_X R00 0MOhm R00 KOhm % IH_INTVRMEN R0 KOhm IH_TP T00 J00 IE IE WTO_ON_P 00 +RTT R00 KOhm PF/0V +RTT_R +V RT_X 00 T T00 +V_RT 00 UF/0V Z_OUT R00 Vccus_0, Vccus_, & VccL_ Internal VR High = Enable ( efault ) Low = isable R0 KOhm +VH_IH XOR hain Entrance trap [IH_TP, Z_OUT] : IH_TP(T0) default high 00 = Reserved 0= Enter XOR hain 0= Normal Operation (efault) = et PIe Port onfig it UTeK OMPUTER IN. N ize Project Name Rev ustom -IH9M() <Orgddr> ate: Friday, February, 00 heet 0 of 0.0

21 PI_INT# PI_INT# PI_INT# PI_INT# U E E9 9 E0 9 0 F F E F0 0 9 F 0 F F H H 9 0 H J PIRQ# E PIRQ# J PIRQ# PIRQ# PI REQ0# NT0# REQ#/PIO0 NT#/PIO REQ#/PIO NT#/PIO REQ#/PIO NT#/PIO /E0# /E# /E# /E# IRY# PR PIRT# EVEL# PERR# PLOK# ERR# TOP# TRY# FRME# PLTRT# PILK PME# Interrupt I/F IH9M PIRQE#/PIO PIRQF#/PIO PIRQ#/PIO PIRQH#/PIO F PI_NT#0 T0 F F T0 E F R E R E J F R H K F +V PI_IRY# PI_EVEL# PI_PERR# PI_LOK# PI_ERR# PI_TOP# PI_TRY# PI_FRME# PLT_RT# PI_PME# PI_INTE# PI_INTF# PI_INT# PI_INTH# PI_REQ#0 PI_REQ# dpu_elet#, PIE_RXN_MINIR PI_REQ# PIE_RXP_MINIR PIE_TXN_ T0 PIE_TXP_ T0 T PIE_RXN_NEWR T PIE_RXP_NEWR PIE_TXN_ PIE_TXP_ T9 T0 LK_IHPI 9 R +V PIE_RXN_LN PIE_RXP_LN PIE_TXN_ PIE_TXP_ PI_LK PI_#0 PI_MOI itpm Enable PI_I R0 KOhm % High = Enable Low = isable(efault) X0 0.UF/0V X0 0.UF/0V X0 0.UF/0V X0 0.UF/0V X 0.UF/0V X 0.UF/0V PIE_TXN_MINIR PIE_TXP_MINIR PIE_TXN_NEWR PIE_TXP_NEWR PIE_TXN_LN PIE_TXP_LN R Ohm % _PILK R Ohm % _PI0# _PI# T0 R Ohm PI_O % _PII PI_O NEWR_O# 9 9 U_O0# R LK_E# LK_ WLN_ON T0 U_O0# U_O0# U_O# U_O# U_O# NEWR_O# U_O# U_O# LK_E# LK_ WLN_ON UNOKIN# URI_PN R0.Ohm % U00 N9 PERn N PERp P PETn P PETp L9 PERn L PERp M PETn M PETp J9 PERn J PERp K PETn K PETp 9 PERn PERp H PETn H PETp MI0RXN MI0RXP MI0TXN MI0TXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP E9 PERn MI_LKN E PERp MI_LKP F PETn F PETp MI_ZOMP MI_IROMP 9 PERn/LN_RXN PERp/LN_RXP UP0N PETn/LN_TXN UP0P PETp/LN_TXP UPN UPP PI_LK UPN PI_0# UPP F PI_#/PIO/LPIO UPN UPP PI_MOI UPN E PI_MIO UPP UPN N O0#/PIO9 UPP N O#/PIO0 UPN N O#/PIO U UPP P O#/PIO UPN M O#/PIO UPP N O#/PIO9 UPN M O#/PIO0 UPP M O#/PIO UP9N N O#/PIO UP9P N O9#/PIO UP0N P O0#/PIO UP0P P O#/PIO UPN UPP URI URI# IH9M PI-Express PI irect Media Interface V V U9 U Y Y W9 W 9 U_PN0 U_PP0 U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP U_PN U_PP U_PN9 U_PP9 U_PN0 U_PP0 U_PN U_PP MI_RXN0 MI_RXP0 MI_TXN0 MI_TXP0 MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP 9 MI_TXN MI_TXP T T0 LK_PIE_IH# 9 T T09 LK_PIE_IH 9 F9 MI_OMP R0.9Ohm % F W W Y Y W W V V U U U U L<00mils +.V_PIE_IH Place within 00 mils of IH R U 0 U U U U U U U U U 9 U 0 U U onn.(m/) U onn.(m/) U onn.(m/) MO amera(/) Newcard(M/) WiMax(M/) card(m/) R REER(M/) luetooth(m/) FINER PRINT(/) PLT_RT# U0 N V Y NZ0PX_NL R0 UF_PLT_RT#,,0,,,,0 R PI_PME# U_O# WLN_ON U_O0# U_O# UNOKIN# U_O# Place within 00 mils of IH R 0KOhm R 0KOhm RN0 0KOhm 0KOhm RN0 0KOhm RN0 RN0 0KOhm 0KOhm RN0 +VU IH9 oot IO select LP PI PI PI_NT#0 _PI# 0 NT#0 0 0 # 0 (default) R0 KOhm R0 KOhm PIE PIE PIE PIE PIE PIE WLN Newcard LN Refer to Montevina PIO R. U_O# 0KOhm RN0 U_O# 0KOhm RN0 NEWR_O# 0KOhm RN0 +VU PM_RI# R0 0KOhm LK_E# R0 0KOhm LK_ R09 0KOhm When supporting LK EN Turbo PIN, UNI R0, R09 UTeK OMPUTER IN. N ize Project Name Rev ustom -IH9M() <Orgddr> ate: Friday, February, 00 heet of 0.0

22 PM_RMRT# R TP_PI# TP_PU# 0 IH_PIO +V PM_THERM# +VU No Reboot trap Low = efault High = No Reboot PM_THERM# _PKR +VU +V, L_, _ RTLN_M_EN M_LINK0 M_LINK 9 9 PMYN# TP_PI# TP_PU#,, PIE_WKE# 0 INT_ERIRQ RX EXT_MI# RN0 0KOhm PIE_WKE# RN0 0KOhm HTV_ET# RN0 0KOhm EXT_I# RN0 0KOhm L_ R0.KOhm _ R.KOhm T_LL# R0.KOhm 0 PM_RI# T EXT_I# 0 PM_LKRUN# Intel: TPM PHYIL PREENE U: MEM_I T0 T HP_HMI_IH IH_PIO 0 EXT_MI# T Intel: For IOrecovery - U: T_ET# WLN_LE dpu_pwr_en#_pio dpu_hol_rt# +V R9 0KOhm T_ET# T_ON T_LE _PKR 0KOHM RN0 0KOHM RN0 R KOhm R0 0KOhm R 00KOhm R 0KOhm T T T9 _PKR MH_IH_YN# 0 IH_TP +VU PM_U_TT# PM_THERM#_ +VU VR_PWR_LKEN T0 WLN_LE _# R0 0KOhm U00 MLK MT E LINKLERT#/PIO0/LPIO MLINK0 MLINK F9 R U_TT#/LPP 9 Y_REET# M PMYN#/PIO0 MLERT#/PIO TP_PI# E9 TP_PU# L LKRUN# E0 WKE# M ERIRQ J THRM# 0 VRMPWR OKIN_ET# 9 HP_HMI_IH TH/PIO H IE_Y_IN# TH/PIO TH/PIO HTV_ET# PIO _# LN_PHY_PWR_TRL/PIO WLN_LE ENERY_ETET/PIO E TH0/PIO K PIO F PIO0 J LOK/PIO 9 PIO 9 T0 PIO L P_I TLKREQ#/PIO E9 P_I LO/PIO EMIL_LE# TOUT0/PIO9 F PU_RT#_IH TOUT/PIO H PIO PIO9 PIO/LPIO _PKR M PKR J MH_YN# T09 TP H0 T0 PWM0 J0 T PWM J PWM RI# T IH9M Mount/unmount as same R PU_RT#_IH R KOhm M PM_RMRT# R9 0KOhm R9 0KOhm R KOhm T PIO locks Y PIO Power MT MI PIO ontroller Link T0P/PIO H TP/PIO9 F9 TP/PIO E TP/PIO 0 PNEL_I PIO9 U_LK PM_PWROK_R PM_PRLPVR T_LL# PM_PWROK_R PM_PWROK_R RX0 0KOhm +V LK H LK F ULK P LP_# LP_# E LP_# _TTE#/PIO PWROK PRLPVR/PIO TLOW# 0 0 M T0 T T0 L_VREF0 L_VREF RTLN_M# _PREENT PNEL_I T dpu_prnt# dpu_runpwrok T T T R 00KOhm PM_PWROK,0 VR_PWR_LKEN LK_IH 9 LK_U 9 PM_U# 0, PM_U# 0 PM_PRLPVR,0 PWRTN# R RX PM_PWRTN# 0 LN_RT# 0 LN_RT#_IH R RMRT# RMRT#_IH RX 0KOhm K_PWR R RX LPWROK LP_M# R L_LK0 F L_LK 9 L_T0 F L_T 9 L_VREF0 L_VREF 9 L_RT0# F L_RT# PIO/MEM_LE PIO0/U_PWR_K PIO/_PREENT PIO9/WOL_EN 0 R 0KOhm T T R0 00KOhm L_LK0 L_LK L_T0 L_T L_RT#0 L_RT# T RTLN_M# +VU +VU LN_RT# 0 PM_RMRT# 0 LK_PWR 9 R 0KOhm RX 0KOhm Q0 N00 R 00KOhm LK_EN# 0 E_LK_EN 0 INT_ERIRQ PM_LKRUN# PI_EVEL# PI_FRME# PI_INT# PI_REQ#0 PI_INTH# PI_INTE# PI_INTF# PI_INT# PI_ERR# PI_REQ# PIO9 PNEL_I PI_REQ#, dpu_elet# PI_INT# PI_TOP# PI_TRY# PI_LOK# PI_INT# PI_INT# PI_PERR# PI_IRY# IE_Y_IN# EMIL_LE# PM_THERM#_ OKIN_ET# HP_HMI_IH _PREENT RTLN_M# LN_RT#_IH RP0 0KOhm RP0 0 0KOhm RP0 0 0KOhm RP0 0 0KOhm RP0E 0 0KOhm RP0F 0 0KOhm RP0 0 0KOhm RP0H 0 9 0KOhm 0 RP0 0KOhm RP0 0 0KOhm RP0 0 0KOhm RP0 0 0KOhm RP0E 0 0KOhm RP0F 0 0KOhm RP0 0 0KOhm RP0H 0 9 0KOhm 0 RP0 0KOhm RP0 0 0KOhm RP0 0 0KOhm RP0 0 0KOhm RP0E 0 0KOhm RP0F 0 0KOhm RP0 0 0KOhm RP0H 0 9 0KOhm 0 +V R 0KOhm R 0KOhm R0 0KOhm R0 0KOhm R 0KOhm R 0KOhm +VU R 0KOhm R 0KOhm R 0KOhm P_I P_I +V +V R 0KOhm R 0KOhm R 0KOhm R 0KOhm L_VREF0 L_VREF0/ ~= 0.0 V L_VREF [0:] routing rules Width = mils min pacing = mils min reak-out: mils on mils for 00 mils max 0 0.UF/0V R0.KOhm R Ohm,0 PM_THERM#_E +V R 0KOhm Q0 N00 Q0 N00 PM_THERM# 0 T RMRT#_IH PM_PWROK_R VR_PWR_LKEN U_PWR 0,,9 0 T UTeK OMPUTER IN. N ize Project Name Rev ustom -IH9M() <Orgddr> ate: Friday, February 9, 00 heet of 0.0

23 +VREFU VccL_ +VREF_IH +VM_IH_L +VTPLL_IH VccLN_0 +VLNPLL_IH +VM_VPUX +VLN IH +VUPLL_IH +VMIPLL_IH +VMI_IH +VP_PU_IO +V IH +V +V +V PI +VH_IH +VUH_IH VccU_0_ VccU VccU_0_ VccU +VU_IH +VU_IH_ VccL_0 +.V_PIE_IH +VREFU +V IH +VLN IH +V_RT +VP +V +.V +VP_IH +VP_IH N N +V +V +.V +.V +V +.V +V +.V +.V +V +V +VU +V +VU +.V +.V_PIE_IH +VU +VU +VP_IH +VH_IH +VP_IH +V +V ize Project Name Rev ate: heet of ustom 0 Friday, February, 00 UTeK OMPUTER IN. N -IH9M(PWR).0 <Orgddr> ize Project Name Rev ate: heet of ustom 0 Friday, February, 00 UTeK OMPUTER IN. N -IH9M(PWR).0 <Orgddr> ize Project Name Rev ate: heet of ustom 0 Friday, February, 00 UTeK OMPUTER IN. N -IH9M(PWR).0 <Orgddr> m m 0m m m m m 0m m m m. m m m m m u in.*/=..*/+0.0=0. Provide a return path for H at V plane 0 0.UF/V 0 0.UF/V 0.UF/0V 0.UF/0V 0.UF/V 0.UF/V 0.UF/0V 0.UF/0V 0.UF/V 0.UF/V 0 0.UF/0V 0 0.UF/0V L0 /00Mhz l00 Irat=00m L0 /00Mhz l00 Irat=00m 0 0.UF/V 0 0.UF/V 0.UF/V 0.UF/V + E0 00UF/.V + E0 00UF/.V 0.UF/0V 0.UF/0V R9 r00_h R9 r00_h + E0 00UF/.V + E0 00UF/.V 0UF/.V 0UF/.V 0.UF/V 0.UF/V VREF VREF_us E Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc 9 E Vcc 0 E Vcc E Vcc E Vcc E9 Vcc F Vcc Vcc H Vcc H Vcc J Vcc 9 J Vcc 0 K Vcc K Vcc L Vcc L Vcc L Vcc M Vcc M Vcc N Vcc N Vcc 9 N Vcc 0 P Vcc P Vcc R Vcc R Vcc R Vcc R Vcc T Vcc T Vcc T Vcc 9 T9 Vcc 0 U Vcc 9 VccMIPLL R9 Vcc Vcc Vcc Vcc E Vcc F VccTPLL J9 Vcc J Vcc 9 Vcc 0 VccUPLL J VccLN_0_ 0 VccLN_0_ Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ E Vcc_0_ F Vcc_0_ L Vcc_0_ L Vcc_0_9 L Vcc_0_0 L Vcc_0_ L Vcc_0_ L Vcc_0_ M Vcc_0_ M Vcc_0_ P Vcc_0_ P Vcc_0_ T Vcc_0_ T Vcc_0_9 U Vcc_0_0 U VccLN VccLN VccH J VccusH J V_PU_IO_ V_PU_IO_ Vcc 9 F9 Vcc 0 Vcc Vcc J Vcc J Vcc K VccRT Vccus Vccus Vccus Vccus E Vccus T Vccus T Vccus T Vccus 9 T Vccus 0 T Vccus T Vccus U Vccus U Vccus V Vccus V Vccus W Vccus W Vcc 0 Vccus_0_ Vccus_0_ F Vcc 9 Vcc Vcc Vcc Vcc Vccus F Vcc 9 Vcc Vcc_0_ V Vcc_0_ V Vcc_0_ V Vcc_0_ V Vcc_0_ V Vcc_0_ V VccLN E VccLN 9 VccLN E VccLN VccLN_ VccLNPLL Vcc 9 Vccus Y Vccus Vccus F VccMI_ Y VccMI_ W VccL_0 VccL VccL VccL_ Vcc W Vcc V Vcc U Vcc W Vcc U Vcc V Vcc K Vcc Y Vcc 9 Y Vcc Vcc H Vcc J Vcc E Vcc F Vccus 9 Y Vcc F0 Vcc Vcc 0 Vcc 0 Vcc 0 Vcc 0 Vcc 9 9 Vcc Vcc 9 Vcc J0 Vcc H0 Vcc Vcc Vcc 9 Vcc 0 Vccus 0 T ORE VP TX RX U ORE PI LN POWER VP_ORE VPU VPU U00F IH9M ORE VP TX RX U ORE PI LN POWER VP_ORE VPU VPU U00F IH9M L0 /00Mhz l00 Irat=00m L0 /00Mhz l00 Irat=00m.UF/0V.UF/0V 0 0.UF/V 0 0.UF/V 0.UF/V 0.UF/V T0 T0 9 0.UF/V 9 0.UF/V 0 0.UF/V 0 0.UF/V UF/.V UF/.V R R 0UF/.V 0UF/.V 0 T 0 T 0.0UF/V 0.0UF/V 0.UF/V 0.UF/V.UF/0V.UF/0V 0.UF/V 0.UF/V L0 /00Mhz l00 Irat=00m L0 /00Mhz l00 Irat=00m 9 0.UF/V 9 0.UF/V 0.UF/V 0.UF/V 9 0.UF/V 9 0.UF/V L0 /00Mhz l00 Irat=00m L0 /00Mhz l00 Irat=00m 0 0.UF/V 0 0.UF/V UF/.V UF/.V 0 0.UF/V 0 0.UF/V.UF/.V.UF/.V JP0 MM_OPEN_MIL JP0 MM_OPEN_MIL 0.UF/V 0.UF/V T0 T0 0 UF/.V 0 UF/.V Vss Vss Vss Vss Vss Vss Vss Vss 9 Vss9 Vss0 Vss Vss Vss Vss Vss Vss 0 Vss Vss Vss9 Vss0 Vss Vss Vss Vss 9 Vss Vss Vss Vss Vss9 9 Vss0 E Vss E Vss E Vss E Vss E Vss E Vss E0 Vss E Vss E Vss9 E Vss0 E Vss E9 Vss F Vss F Vss F Vss F Vss H Vss F Vss F Vss9 F Vss0 F Vss F9 Vss Vss Vss Vss 0 Vss Vss Vss Vss9 9 Vss0 H Vss H Vss H Vss H9 Vss H Vss H Vss H Vss H Vss H Vss9 H Vss0 J Vss J Vss J Vss J Vss Vss Vss Vss Vss 0 Vss9 Vss0 Vss Vss Vss Vss E Vss E Vss E Vss E Vss E Vss9 E Vss90 E Vss9 E Vss9 F Vss9 F Vss9 F9 Vss9 Vss9 Vss9 Vss99 Vss00 Vss0 Vss0 Vss0 H Vss0 H Vss0 H Vss0 H9 Vss0 H Vss0 J Vss09 J Vss0 J Vss Vss K Vss K9 Vss L Vss L Vss L Vss L Vss L Vss9 L Vss0 L Vss M Vss M Vss M Vss M Vss M Vss M Vss M Vss M Vss9 M9 Vss0 N Vss N Vss N Vss N Vss N Vss N Vss N Vss N Vss N Vss9 N Vss0 P Vss P Vss P Vss P Vss P Vss P Vss P Vss P Vss P Vss9 P9 Vss0 P Vss P Vss R Vss R Vss R Vss R Vss R Vss R Vss R Vss9 R Vss0 R Vss T Vss T Vss T Vss T Vss T Vss T Vss T Vss9 U Vss0 U Vss U Vss U Vss U Vss U Vss Vss U Vss U Vss U Vss99 Vss00 Vss0 Vss0 9 Vss0 H Vss0 H9 Vss0 J Vss0 J Vss0 J Vss0 J9 Vss09 Vss0 9 Vss9 V Vss0 V Vss V Vss V Vss V Vss9 Vss V9 Vss V Vss V Vss W Vss W Vss9 W Vss90 Y Vss9 Y Vss9 Y9 Vss9 Y Vss9 Y Vss9 Vss9 H Vss9 F Vss Vss9 U00E IH9M U00E IH9M 0.0UF/V 0.0UF/V T0 T0 UF/.V UF/.V 0 T 0 T 0 UF/.V 0 UF/.V R R.UF/0V.UF/0V 0UF/.V 0UF/.V 0.0UF/V 0.0UF/V 0.UF/V 0.UF/V 0 0.UF/V 0 0.UF/V 0 UF/.V 0 UF/.V 09 0.UF/0V 09 0.UF/0V 0.UF/.V 0.UF/.V + E0 0UF/V + E0 0UF/V L0 /00Mhz l00_h Irat= L0 /00Mhz l00_h Irat=

24 IH9-M +V +V R0 R0.KOhm.KOhm, L_ M_LK_,,9, Q0 UMKN, _ Q0 UMKN M_T_,,9, E-IT Master lave +VU +VU R0.KOhm R0.KOhm o not support imt Remove ME-E smbus L (IH9M) M_LK_ M_T_ O-IMM0; O-IMM; ebug; WLN ard LK enerator 0,0, M_LK 0,0, M_T Q0 UMKN M_LINK0 M_LINK M0_LK M0_T (E) TTERY Q0 UMKN M_LK M_T (E) Thermal ensor UTeK OMPUTER IN. N IH9M-Other <Orgddr> ize Project Name Rev ustom ate: Friday, February, 00 heet of 0.0

25 +V_PI +V_PI R0 +V PI_#0 PI_O R0 Ohm R.KOhm PIO_ROM +V_PI_0 U0 E# V O HOL# WP# K V I TVF0 (Mb) R.KOhm +V_PI_00 R0 0 0.UF/V Ohm PI_LK PI_I FOR itpm Mb UTeK OMPUTER IN. N PI ROM <Orgddr> ize Project Name Rev ustom ate: Friday, February, 00 heet of 0.0

26 UTeK OMPUTER IN. N ize Project Name Rev <Orgddr> ate: Friday, February, 00 heet of 0.0

27 UTeK OMPUTER IN. N ize Project Name Rev <Orgddr> ate: Friday, February, 00 heet of 0.0

28 UTeK OMPUTER IN. N ize Project Name Rev <Orgddr> ate: Friday, February, 00 heet of 0.0

29 +V NVM_NO NVM_ LK_PI L90 /00Mhz l00 Irat=00m 9 0.UF/0V 0 LK_ LK_U LK_KPI LK_IHPI FL +V 90 0.UF/0V RX9 RX9 R90 R90 R90 : VREF K 0 UNI : TURO UNI 0K 0 :NO TO UNI UNI UNI 9 PF/0V RX9 90 PF/0V R90 KOhm % LKEN_VREF +V_LK_V UF/0V 0UF/0V 0.UF/0V 0.UF/0V 0.UF/0V 0.UF/0V VPIEX VPIEX VPIEX PU LKEN_PWRVE LK_E# R99 PWRVE#* +V L90 0 /00Mhz l00 Irat=00m VPU +V_LK_V V 90 0UF/0V R90 RX9 OHM RX90.KOhm Ohm Ohm,,, M_LK_,,, M_T_ 909 PF/0V 9 0PF/0V 9 0PF/0V RX9 RX90 OHM Ohm 99 0PF/0V T909 9 PF/0V 9 PF/0V Ohm K0_X K0_X LK_V LK_V# U FL N X90.Mhz PI PI PI PI0 R90 % PIF U90 N X X PILK PILK PIF0 ITP_EN/PILK_F LK T VREF P FOR N N N 9 N N N 9 N FL/U_MHz FL/TET_MOE VPI PU *ELPIEX0_L#PILK PU 9 *ELL_#/PILK_F VPI FIX/L_T/PIeT_L0 /L_/PIe_L0 P PILK0/REQ_EL** I9LPRLF-T VttPWR_/P# Int PU/P R=0K ohm. Int PU: pin,9,,, Ext P: pin V VREF PI/PIEX_TOP# PU_TOP# PUT_LF PU_LF PUT_L0 PU_L0 PUITPT_L/PIeT_L PUITP_L/PIe_L PEREQ#/PIeT_L PEREQ#/PIe_L PIeT_L PIe_L PIeT_L PIe_L PIeT_L PIe_L PIeT_L PIe_L PIeT_L PIe_L PIeT_L PIe_L TLKT_L TLK_L PIeT_L9/OTT_9MHzL PIe_L9/OT_9MHzL V_V LK_MH LK_MH# LK_PU LK_PU# LK_PIE LK_PIE# RX9 Ohm LK_PIE LK_PIE# RX9 LK_PIE LK_PIE# RX9 Ohm LK_PIE LK_PIE# RX99 Ohm LK_PIE LK_PIE# RX9 OHM LK_PIE LK_PIE# RX9 OHM LK_PIE LK_PIE# RX9 Ohm LK_V LK_V# RX9 Ohm LK_T LK_T# RX9 Ohm LK_PIE9 PU PEREQ# *PEREQ# PU PEREQ# PEREQ#* REF/FL/TET_EL REF0 0 LK_PIE9# RX99 OHM REF REF0 For TP_PI# TP_PU# RX9 RX99 Ohm RX9 OHM R. LK_PWR RX9 0KOhm RX90 Ohm +V_LK_V +V_LK_V +V_VPI +V_V 9 0.UF/0V 90 PF/0V 9 0.UF/0V RX9 OHM RX9 OHM RX9 OHM RX9 OHM RX99 Ohm RX90 Ohm RX9 Ohm RX909 OHM RX9 OHM RX9 Ohm RX9 Ohm T90 RX9 9 0UF/0V R. R UF/0V LK_MH_LK 0 LK_MH_LK# 0 LK_PU_LK LK_PU_LK# LK_PIE_MINIR LK_PIE_MINIR# LK_NEWR_REQ# LK_WLN_REQ# LK_PIE_NEWR LK_PIE_NEWR# LK_PIE_LN LK_PIE_LN# LK_PIE_V 0 LK_PIE_V# 0 LK_MH_PLL LK_MH_PLL# LK_PIE_IH LK_PIE_IH# LK_REF_ LK_REF_# LK_PIE_T 0 LK_PIE_T# 0 LK_REF_PLL LK_REF_PLL# LK_LN_REQ# R90 FL PU_EL0 R99 KOhm MH_EL0 R9 FL PU_EL R99 KOhm MH_EL R9 FL PU_EL R990 KOhm MH_EL FL LK_IH 9 PF/0V 9 PF/0V 9 PF/0V +V_VPI 90 0UF/0V +V_VPI R. 9 PF/0V 90 0UF/0V L90 /00Mhz l00 Irat=00m Latched Input elect +V R9 0KOhm +V R9 0KOhm (Pin) ITP_EN PIF0 REQ_EL# PI0 +V 0 = PIELK = PEREQ# +VP Reserved UTeK OMPUTER IN. N (Pin) ELPIE0_L# PI R90 0KOhm ate: Friday, February, 00 heet 9 of 0 0: Enable control TLK & PIEX0 / PEREQ# through I : isable TLK & PIEX0 / ontrolled 0: Enable control PIEX / PEREQ# through I : isable PIEX/ ontrolled 0: Enable control PIEX / PEREQ# through I : isable PIEX / ontrolled PEREQ# ecide pin / 0 = R LK = PU_ITP LK (Pin) R UF/0V 0KOhm ecide pin 0/ R90 0KOhm R90 KOhm R9 KOhm R9 KOhm R9 +V LOK EN ize Project Name Rev ustom R9 KOhm R9 0: Enable control PIEX / / through I : isable PIEX / / ontrolled 0 = LLK = PIEX ELL_# = 0: pin/=piex_9l pin/=fix/ ELL_# = : pin/=ot_9mhzl pin/=l_/pie_l0 (Pin9) PIF R9 PIF R909 LK 0 00 ecide pin / UM Unmount R90. ecide pin / 0KOhm 0KOhm FL FL FL F EL EL EL <Orgddr>.0

30 0, LP_0 OHM RNX0 0, LP_ OHM RNX0 0, LP_ OHM RNX0 0, LP_ OHM RNX0 9 LK_KPI 0, LP_FRME#,,,,,,0 UF_PLT_RT# INT_ERIRQ EXT_MI# EXT_I# 0 0TE 0 R_IN# E_RT# E# K I O att Thermal sensor E# O R0 Ohm R00 Ohm R09 Ohm R0 Ohm O_ROM ROM_WP# MRTHON# TP_LK TP_T 0 M0_LK 0 M0_T,0, M_LK,0, M_T THRO_PU E_LK_EN, PM_PWROK TEL_P# TEL_P# L_L_ +V_PI R0.KOhm N R. KI0 KI KI KI KI KI KI KI KO0 KO KO KO KO KO KO KO KO KO9 KO0 KO KO KO KO KO T0 E#_E K_E I_E INTERNET# ITP# R0 N U00 E# V O HOL# WP# K V I TVF00 (Mb) U00 N +V_PI R0.KOhm ROM_H# K I +V_E 0 L0 9 L L L LPLK LFRME# LPRT#/WUI/P ERIRQ 9 EMI#/P EI#/P 0/P KRT#/P WRT# FE# FK FMOI FMIO KI0/T# KI/F# KI/INIT# 9 KI/LIN# 0 KI KI KI KI 0 KO0/P0 KO/P KO/P KO/P KO/P KO/P KO/P KO/P 0 KO/K# KO9/UY KO0/PE KO/ERR# KO/LT 9 KO 0 KO KO E_XIN E_XOUT KK KKE RX0/P0 9 TX0/P 00 0.UF/0V N +VPLL PLK0/PF0 9 PT0/PF 99 PLK/TR0#/PF 00 PT/RT0#/PF 0 PLK/PF 0 PT/PF MLK0/P MT0/P 9 MLK/P 0 MT/P MLK/PF MT/PF 0/PJ0 /PJ /PJ /PJ /0#/PJ 9 /RI0#PJ ITTE VTY VTY VTY VTY VTY VTY N R UF/V +V V VT V V V V V V V 0 +V V E_N +V_E For iscrete V KO/MOI/P TMRI0/WUI/P KO/MIO/P TMRI/WUI/P 0 PWUREQ#/P 0 V 0/PI0 /PI /PI /PI /PI /#/PI /R#/PI /T#/PI PWM0/P0 PWM/P 9 PWM/P PWM/P PWM/P PWM/P PWM/K/P PWM/RI#/P RX/IN0/P0 TX/OUT0/P RIN#/PWRFIL#/LPRT#/P RI#/WUI0/P0 RI#/WUI/P INT/T0#/P TH0/P TH/P L0HLT/PE0 E/PE 9 E#/PE 9 ELK/PE 9 PWRW/PE RT#/WUI/PE 9 LPP#/WUI/PE L0LLT/WUI/PE E#/P0 TR#/P/I E0#/P R0#/P LKRUN#/PH0/I0 0 RX/IN/PH/I 0 TX/OUT/PH/I 0 PH/I 0 PH/I 09 PH/I 0 PH/I WUI/PK0 WUI9/PK WUI0/PK WUI/PK WUI/PK WUI/PK 9 WUI/PK WUI/PK PL0 90 PL 9 PL 9 PL 9 PL 9 PL 0 PL PL R0 NV_OVERT# V_LERT# U_PWR,,9 LL_YTEM_PWR 9 VRM_PWR 0,9 PWR_MON 0 9 P_ERR# T0 0 K_I0 T0 K_I T0 TEL_# T00 T00 MER# T0 INTNT_ON# RL_LE# NUM_LE# P_LE# P_K# IR_TX0_ET# IR_TX_ET# L_PWROK PWR_LE# H_LE# T00 O_PWR_NT# L_L_PWM FN0_PWM 0 H_EN# PREH PM_RMRT# PM_PWRTN# _IN_O#,90 OP_# T_IN_O# 90 RFON_W#, OTP#_P,,90 PWRLIMIT#,,90 PM_U# L_KOFF# FN0_TH 0 MER# VU_ON,,9 U_E#,9 U_E#,,9,9 PU_VRON 0 PWR_W# LI_W#, PM_THERM#_E, PM_U#, MP_PWR_NT# PM_LKRUN# _ON# T_LERN T0 T0 T0 T0 LN_RT# R. R. +V N R0 0KOhm Q00 N00 P_LE +V For PU / P +V_E +VU +V PM_U# PM_U# U_E# U_E# E_XIN N For IT Power +V_E R00 0KOhm R0 KOhm R00.KOhm R00.KOhm R0 0KOhm R0 0KOhm R00 0KOhm R0 0KOhm R0 KOhm _IN_O# T_IN_O# M0_LK M0_T LN_RT# IR_TX0_ET# IR_TX_ET# P_K# PWRLIMIT# PM_PWRTN# 0TE R_IN# TP_LK TP_T NV_OVERT# K_I0 K_I M_LK M_T Note: EXT_MI#, EXT_I#, PU power plane depend on IH PIO. For X'tal 0.PF/0V L00 /00Mhz R0 0KOhm R0 0KOhm R0 0KOhm R00.KOhm R00.KOhm R0 0KOhm R0 0KOhm R09 0KOhm R00.KOhm R00.KOhm l00 Irat=00m R0 0MOhm X00.Khz E_XOUT +V_E RN00 00KOhm RN00 00KOhm RN00 00KOhm RN00 00KOhm.KOhm R0.KOhm R00 N N 0.PF/0V 00 0UF/0V E_N For E Reset 0 O#_O,,0,,9 FORE_OFF# +V +V_E +V_E E_RT#_ from Reset W 0.UF/.V For Instant Key Note: lose to E +V_E N N +V N Note: close to the WRT# (ITE pin9) R0 0KOhm INTNT_ON# For E Hardware trap I/O ase ddress Note: It can be programmable by E fireware hare Memory Note: It can be programmable by E fireware. PP Enable 00 0.UF/0V R009 R0 Note: efault Int. Pull-Low UTeK OMPUTER IN. N ate: Friday, February, 00 heet 0 of 0 E_RT# +VPLL N +V E_N E_RT# +V +V_E ize Project Name Rev ustom 00 0.UF/0V UF/0V 00 0.UF/0V R0 0KOhm E Reset kts: Option : Mount U00,009,0 NI: 00,00,R0,R0 Option : Mount 00,00,R0,R0 NI: U00, 009, 0 R0 U00 RT/OUT N R00 r00_h N00 Q0 R0 0KOhm V/V N RNV0 R00 r00_h 00.UF/0V 00 0.UF/0V 0 0.UF/0V RN00 MRTHON# 0KOhm RN00 MER# 0KOhm RN00 INTERNET# 0KOhm RN00 ITP# 0 0.UF/0V 0KOhm 00 0.UF/0V R0 0KOhm UF/0V For imt pin name _PREENT PM TTE# _TTE_ON PM_LP_M# LP_M_ON E_WLN_PWR MP_PWR _PREENT LN_WOL_EN +VM_P +.VM_+VMLK_P UPWR_K E_IT (/) <Orgddr>.0

F8V L80V N80V N81 Montevina Block Diagram

F8V L80V N80V N81 Montevina Block Diagram FV L0V N0V N Montevina lock iagram _IN & T ON PE 0 Penryn W & LE PE HMI RT PE PE LV & INV PE INTERNL KEYOR TOUH P PE IR IO PI ROM MI IN HP&PIF OUT OPMP PE Internal MI ON PE PE PE 0 V aughter PE FVa: M

More information

T53S Main BD. R1.2 Block Diagram

T53S Main BD. R1.2 Block Diagram T Main. R. lock iagram LV PE Merom PU LV / ULV PE, F F 00/ MHz LOK EN. ILPRLF-T PE FN Thermal sensor PE 0 RT HMI PE PE M Nvidia NP- M PE 0,,,,,, PE udio L PE,, 0 F PI-E X zalia LP restline PM PE 0,,,,,

More information

CPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76

CPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76 0 lock iagram * 0 0 0 0 ystem etting * 0_PU-Merom(HOT) 0_PU-Merom(PWR) U ONN * I ROM * Fv/c 0 * 0 0_RETLINE(HOT) 0 0_RETLINE(MI & F) 0 0_RETLINE(RPHI) 0 0_RETLINE(R) 0 _RETLINE(PWR) _RETLINE(PWR) _RETLINE()

More information

F80Q SCHEMATIC Revision 2.00

F80Q SCHEMATIC Revision 2.00 F0Q HMTI Revision.00 P 0 0 0 0 ontent YTM P RF. PU-Penryn() PU-Penryn() PU P, Thermal enor LOK N._ILPRLF N_-0L ()--PU N_-0L ()--R/P N_-0L ()--R bus N_-0L ()--POWR N_-0L ()--POWR N_-0L ()--/trapping R O-IMM_0

More information

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD 0_lock iagram 0_ystem etting 0_PU-YONH(HOT) 0_PU-YONH(PWR) 0_N-M(HOT) 0_N-M(MI & F) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM() _-IHM() _-IHM() _-IHM(PWR) 0_R O-IMM0 _R O-IMM _R TERMINTION

More information

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M Project Name :IIx Platform : eleron + 0 + Park + IHM PE..... PU... 0_FF. 0...... -IHM.... 0.......... 0....... POWER... 0. ONTENT INEX YTEM LOK IRM POWER IRM & EQUENE Power on equence iagram PU Penryn

More information

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E 0 0 0 0 0 0 0 lock iagram ystem etting * PU-YONH(HOT) PU-YONH(PWR) * N-PM(HOT) * U ONN * I ROM * LE * R Mx x Option PU YONH MEROM W W LOK EN I 0 FJr 0 0 0 N-PM(MI & F) N-PM(RPHI) N-PM(R) N-PM(PWR) 0 &

More information

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation Inventec orporation R& ivision oard name : Mother oard chematic Project : Z (anta Rosa) Version : 0. Initial ate : March 0, 00 Inventec orporation F, No., ection, Zhongyang outh Road eitou istrict, Taipei

More information

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE ER_P MIN OR 00.. Tuesday, March 0, 00 TE HNE NO. X0 REV EE TE POWER TE RWER EIN HEK REPONILE IZE= VER: FILE NME: XXXX-XXXXXX-XX P/N XXXXXXXXXXXX INVENTE ER_JM OE IZE O.NUMER REV --00-L X0 X0 HEET . chematic

More information

L53II0 M/B and Daughter P/N LIST:

L53II0 M/B and Daughter P/N LIST: Model : LII0 P P/N:L00- P P/N:L00- Intel Merom PU + M + IH-M hipset LII0 M/ and aughter P/N LIT: LII0 M/ ffiliated FF/able P/N LIT: P0 INEX P0 YTEM LOK IRM P0 POWER IRM & EQUENE P0 PIO & POWER ONUMPTION

More information

Z96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE

Z96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE 0_lock iagram 0_ystem etting 0_Merom PU () 0_Merom PU () 0_PU P. 0_PM--PU () 0_PM--R/PE () 0_PM--R U () 0_PM--PWER () 0_PM--PWER () _PM--/TRPPIN () _IHM() _IHM() _IHM() _IHM--PEW/ () _R -IMM0 _R -IMM _R

More information

G60J Schematics for Calpella Platform Rev. 1.5

G60J Schematics for Calpella Platform Rev. 1.5 YTEM PE REF. 0. lock iagram 0. ystem etting 0. PU()_MI,PE,FI,LK,MI 0. PU()_R 0. PU()_F,RV,N 0. PU()_PWR 0. PU()_XP. R()_O-IMM0. R()_O-IMM. R()_/Q Voltage. VI ontroller 0. PH()_T,IH,RT,LP. PH()_PIE,LK,M,PE.

More information

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA lba iscrete TI M-LP gr chematics ufp Mobile Penryn Intel antiga-pm + IHM 00-0- REV : : Nopop omponent M : Pop when antiga is M PM : Pop when antiga is PM /P : OM control if antiga is PM Wistron

More information

PART for BOM only 02G GPU NB8M

PART for BOM only 02G GPU NB8M RT_TY P PRT for OM only Function U Partnumber RT TY 000 LOTION Temp Modify 0: elete E,,,, already have in location elete E, No space to add elete,,0,,,,,,, No space to add TT PU NM 00000 Title Revision

More information

U35JC SCHEMATIC Revision 1.0

U35JC SCHEMATIC Revision 1.0 YTEM PE REF. PE ontent lock iagram ystem etting PU()_MI,PE,FI,LK,MI PU()_R PU()_F,RV, PU()_PWR PU()_XP R O-IMM_0 R O-IMM_ R _Q VOLTE 0 PH_IEX()T,IH,RT,LP PH_IEX()_PIE,LK,M,PE PH_IEX()_FI,MI,Y PWR PH_IEX()_P,LV,RT

More information

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM TS: MEROM/-PM/IH-M/NM-SE LOK IRM LOK EN. ISLPRLF-T R VRM*(X) Merom PE ufp FN Thermal sensor F PE PE,, PE FS 00 MHz LVS nvii NM-SE PE RT PE POWER RESTLINE PM PIE * PE ~ R-II SO-IMM R MHz VORE PE 0 SYSTEM

More information

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Project Code & Schematics Subject:

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date)   Project Code & Schematics Subject: Page of chematics Page 0 chematics Page Index 0 lock iagram 0 Penryn(HOT U) / 0 Penryn(HOT U) / 0 Penryn (Power/nd) / 0 LOK N 0 antiga (HOT) / 0 antiga (MI) / 0 antiga (RPHI) / 0 antiga (RII) / antiga

More information

Z62Ha CPU. Card Reader TPM 1.2 GIGA LAN NEWCARD DDR2 SO-DIMM1 DDR2 SO-DIMM2 AZALIA CODEC CLOCK GEN MDC CONN. DDR2 32MX16M X4. Touch Pad.

Z62Ha CPU. Card Reader TPM 1.2 GIGA LAN NEWCARD DDR2 SO-DIMM1 DDR2 SO-DIMM2 AZALIA CODEC CLOCK GEN MDC CONN. DDR2 32MX16M X4. Touch Pad. lock iagram R MXM X L RT Internal K Touch Pad ynaptics TI PU M- ebug onnector TPM. INFINEON L PU MEROM ocket-p NORTH RIE I OUTH RIE R single hannel- R single hannel- MUTIOL MHz ITP ONN. LOK EN I LPR00

More information

SWITCH BD ASSY R40II1 REV:02 PCB SW BD R40IIx REV *11.50*1.2 6L +*V_AUX +*V +*V_LDO +*V_DDR OFF. AC/DC S4/Moff (Suspend to Disk) OFF OFF OFF

SWITCH BD ASSY R40II1 REV:02 PCB SW BD R40IIx REV *11.50*1.2 6L +*V_AUX +*V +*V_LDO +*V_DDR OFF. AC/DC S4/Moff (Suspend to Disk) OFF OFF OFF Intel Penryn PU + antiga + IHM hipset R0IIx M/ / 0 VER PE 0 0 LK IRM MIELLNEU 0 PI 0 0 PU Penryn of PU Penryn of 0 N antiga of 0 N antiga of 0 N antiga of 0 N antiga of N antiga of N antiga of LK ENERTR

More information

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM WJ: YONH/LITO-PM/M LOK IRM PE LOK EN. I0 PE 0 MI PREMP & INT MI PE 0, PE PE PE R VRM* F TV OUT ZLI M PE LV RT ZLI L0 UIO_MP & INT PK PE PE PE nvii M PE,,,0,, PIF JK zalia PIE LP T PE,, PE,,,,0,, Yonah

More information

C45/C46 Block Diagram

C45/C46 Block Diagram / lock iagram LK EN I LPR.00.00W Mobile PU Merom /., Project code:.u0.00 Project code:.v00.00 P Number : 0 Revision : - YTEM / TP0 INPUT TOUT OUTPUT V_() V_() YTEM / INPUT TOUT OUTPUT 0V_0(.) V_(.) R /

More information

X51C Main BD. R1.0 BLOCK DIAGRAM

X51C Main BD. R1.0 BLOCK DIAGRAM X Main. R.0 LOK IRM Merom PU LOK EN. ILPRLF-T PE ufp FN + Thermal sensor PE, PE 0 PE LV i0elv F 00 MHz PE TV PE RT im TE R MHz R-II O-IMM X PE,, PE PE 0,,,,,, MI * PIE * Miniard WLN onn. PE New ard onn

More information

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25 LT- lock iagram YTEM / TP0 INPUT OUTPUT 0 /MM M/M Pro/x 0 RJ ONN EXT MI LK EN ILPR Thermal ensor/ Fan control MT RII / RII / lot lot Ricoh R ardreader OROM M0/M 0/00M/000M TLE RJ ML0 ONN RELTEK H UIO OE

More information

N61Jv SCHEMATIC Revision 2.0

N61Jv SCHEMATIC Revision 2.0 YTEM PE REF. PE ontent lock iagram ystem etting PU()_MI,PE,FI,LK,MI PU()_R PU()_F,RV, PU()_PWR PU()_XP R OIMM_0 R OIMM_ R _Q VOLTE VI controller 0 PH_IEX()T,IH,RT,LP PH_IEX()_PIE,LK,M,PE PH_IEX()_FI,MI,Y

More information

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC.

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC. E YTEM / Project code: TP P0 lock iagram YTEM / Mobile PU PWQI LK EN. ILPRYLFT-P RTMT-0-V-RT HOT U Penryn, /00/0MHz@.0V Line Out odec H udio PI-E/U.0 L IHM New card PIe ports MI In PI/PI RIE M/M Pro/ U.0

More information

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU.

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU. M lock iagram RII lot 0 RII lot Power witch RJ ONN Line In INT.PKR Line Out (PIF) RJ INT. MI rray igital HMI (PIF),, Mini ard_ Robson Mic In -T ONN RII hannel RII hannel MP MP MOM -T IL 0/00 ontroller

More information

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2.

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2. R lock iagram LK EN. / MHz R MI In x I LPR / MHz odec L /MHz ZLI OP MP Q INT.PKR x OK E R PI-E PI-Express U.0 PORT/PORT Repeater/ PIEQX0 ock Port x Jack In x RJ- Ethernet Port x HMI x RT x U.0 x udio In

More information

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1 TERE lock iagram PE FN ENR M0RMZ PE, PU T00 xx,xx eries PE PE LK EN 0 HRER RUT F MHz Power n equence PE 0 TP PE PE LV & NV RT MH-M alistoga ML 0:00000 PE,,,,0, M nterface R-MHz ual hannel R PE,, -MM X

More information

Z62H CPU CLOCK GEN NORTH BRIDGE DDR2 SO-DIMM0 DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ENE3925 AZALIA CODEC.

Z62H CPU CLOCK GEN NORTH BRIDGE DDR2 SO-DIMM0 DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ENE3925 AZALIA CODEC. PU MERM ocket-p ITP NN. LK EN ZH L Internal K Touch Pad ynaptics E PI FLH LV i 0 ELV RT ebug onnector TPM. INFINEN L E ENE I - PI FLH HV us Vus R LP PI i F MHz/MHz NRTH RIE UTH RIE i MUTIL MHz R ingle

More information

M630/M640 Main Board.

M630/M640 Main Board. chematics Page Index ( / Revision / hange ate) Page of chematics Page Rev. ate Page 0 chematics Page Index 0 lock iagram 0 Merom(HOT U) / 0 Merom(HOT U) / 0 Merom(Power/nd) / 0 0 LOK N 0 restline (HOT)

More information

CPU Intel Penryn (Socket P) 3,4. FSB 800/1067 MHz. Cantiga GM LVDS. Panel CRT VGA. x4 DMI. 34 x 34mm 1329 FCBGA HDMI 10~15 DMI X4.

CPU Intel Penryn (Socket P) 3,4. FSB 800/1067 MHz. Cantiga GM LVDS. Panel CRT VGA. x4 DMI. 34 x 34mm 1329 FCBGA HDMI 10~15 DMI X4. NOTE " UM lock iagram 00/0/ PU Intel Penryn (Socket P), FS 00/0 MHz Thermal Sensor G0 FN 0 0 LOK GEN. ISLPRSGLFT RII SOIMM, RII antiga GM x MI LVS VG Panel RT RII SOIMM, RII x mm FG HMI LEVEL SHIFTER PERIOM

More information

INTEL PINETRAIL Platform F10T. Notes: Version : A Drawing by :Wain

INTEL PINETRAIL Platform F10T. Notes: Version : A Drawing by :Wain over sheet LOK_IRM MU_&_IRQ_ROUTIN POWER_ON_EQUENE POWER_lock POWER_UET POWER_EQUENE LOK_EN PU PU N N N N N N R_OIMMO R_TEMINTION L_ON RT IHM IHN IHM IHM U_PORT H MINIR MOEM ON LN RIHO RIHO RU L OE UIO

More information

CPU Yonah Single core Yonah Celeron Page 2. AGTL+ 133/166MHz DDR2 533/667 RC415ME. Page 5,6,7,8,9 PCIE X4 SB600. LPC 33MHz. Debug Conn.

CPU Yonah Single core Yonah Celeron Page 2. AGTL+ 133/166MHz DDR2 533/667 RC415ME. Page 5,6,7,8,9 PCIE X4 SB600. LPC 33MHz. Debug Conn. FR LOK IRM PU Yonah ingle core Yonah eleron Page TL+ MHz LV Page 0 RT Page PIE RME R ingle hannel UL R O-IMM Page,, Page,,,, PIE X MINIR Page 00 LN 000 TTNI L LP MHz ebug onn. Page NEWR Page Page,,,, H

More information

CPU. Diamondville FCBGA437. FSB533/400MHz NORTH LVDS BRIDGE 945GSE RGB. x2 DMI SOUTH BRIDGE LPC ICH7-M. Touch Pad PCIE USB USB_P1/2/3 USB_P4 USB_P7

CPU. Diamondville FCBGA437. FSB533/400MHz NORTH LVDS BRIDGE 945GSE RGB. x2 DMI SOUTH BRIDGE LPC ICH7-M. Touch Pad PCIE USB USB_P1/2/3 USB_P4 USB_P7 0_lock iagram 0_ystem etting 0_Power equence 0_lock en_ilpr 0_iamondville_U 0_iamondville_PWR 0_N-M(HT) 0_N-M(MI) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM(PWR) _-IHM() _-IHM() _-IHM() _R IMM

More information

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset Revision History / ORIINL RELEE Model : MEI Mobile othan with INTEL M / IH-M hipset P INEX P YTEM LOK IRM P POWER IRM & EQUENE P PIO & POWER ONUMPTION P PU anias/othan-/ P PU anias/othan-/ P LOK EN I P

More information

Pamirs UMA Block Diagram

Pamirs UMA Block Diagram RJ ONN /IO/MM M/M Pro/x LK N ILPRKLFT-P RII / lot 0 RII / Ricoh R ardreader 0/00 NI Marvell 0 lot, Pamirs UM lock iagram RII hannel R II hannel PI LI Intel PU Meron M/M V F: or 00 MHz,, Host U /MHz restline-m/ml

More information

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Rev M/B P/N:

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Rev M/B P/N: Page 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram Merom(HOT U) / Merom(HOT U) / Merom(Power/nd) / LOK N restline (HOT) / restline (MI) / restline (RPHI) / restline (RII) /

More information

Beyonce UMA Schematics Document. ufcpga Mobile Merom Intel Crestline-GM + ICH8M REV : -2 (DELL:A00)

Beyonce UMA Schematics Document. ufcpga Mobile Merom Intel Crestline-GM + ICH8M REV : -2 (DELL:A00) eyonce UM chematics ocument ufp Mobile Merom Intel restline-m + IHM 00-0- REV : - (ELL:00) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM ize ocument Number

More information

Thurman UM chematics ocument ufp Mobile Merom Intel restline-m + IHM 00-0- REV : (ELL:X0) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Thurman UM ize ocument Number

More information

A8Jp/Jv/Je/Jn/Fm SCHEMATIC

A8Jp/Jv/Je/Jn/Fm SCHEMATIC Jp/Jv/Je/Jn/Fm HMTI P 0 0 0 0 ontent YTM P RF. Merom PU () Merom PU () PU P/THRML NOR LOK N. alistoga--pu alistoga--pi alistoga--r alistoga--powr alistoga--n alistoga--trap R O-IMM_0 R O-IMM_ R R TRMINTION

More information

2007/7/15. DDR2 x 1. DDR2 x 1 SATA1. 4 x SATA150,300 ports SATA2 SATA3 SATA4 IDE X1. USB2.0 8 ports WIFI. BIOS Flash ROM (SPI)

2007/7/15. DDR2 x 1. DDR2 x 1 SATA1. 4 x SATA150,300 ports SATA2 SATA3 SATA4 IDE X1. USB2.0 8 ports WIFI. BIOS Flash ROM (SPI) PI-EX x lot ch udio PI-EX x lot LN THERO RELTEK L PI lot PI lot V PKPL-VM/I PI-EX x PI-EX x PI-EX x zalia V PI U MHz Intel L Pentium (90/nm).Hz PU Intel MH earlake (North ridge) F 00/0/MHz MI U Intel IH

More information

C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP.

C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP. 0 00_00_000 LOK iagram HITORY Power equence LKEN-ILPRLF-T N-_ N-_ N-_ N-_ N-_ 0 L- L- L- L- RII_-IMMs RII_-Termination MXM Interface MXM Power & N NIO_-LV & Inverter NIO_-RT 0 NIO_-VIEO NIO_-HMI onnector

More information

P901 CPU CLOCK GEN ICS9LPR G NORTH SODIMM 200P BRIDGE. AZALIA CODEC Realtek ALC269 SOUTH BRIDGE MDC MINICARD. Card Reader Alcor AU6336

P901 CPU CLOCK GEN ICS9LPR G NORTH SODIMM 200P BRIDGE. AZALIA CODEC Realtek ALC269 SOUTH BRIDGE MDC MINICARD. Card Reader Alcor AU6336 0_lock iagram 0_ystem etting 0_Power equence 0_lock en_ilpr 0_iamondville_U 0_iamondville_PWR 0_N-M(HT) 0_N-M(MI) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM(PWR) _-IHM() _-IHM() _-IHM() _R IMM

More information

DR1 (Roberts) Schematics Document ufcpga Mobile Penryn Intel Cantiga-GM + ICH9M REV : A00

DR1 (Roberts) Schematics Document ufcpga Mobile Penryn Intel Cantiga-GM + ICH9M REV : A00 R () chematics ocument ufpg Mobile Penryn Intel antiga-gm + IHM 00-0-0 REV : 00 : Nopop omponent Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. over Page

More information

Yonah/RC410MD/IXP450 BLOCK DIAGRAM

Yonah/RC410MD/IXP450 BLOCK DIAGRAM YonahR0MIXP0 LOK IRM, Yonah M ufp LOK EN. I Thermal ensor (MX) LV & INV. on 0 HOT U TL.0V,00MHZ IN Jack, FN on RT on R0M,,, -link UL R O-IMM, POWER ON KTs, U X U.0 IE U 0 PI_U RU RIOH R 0 RU LOT V, V VPP,

More information

A8E/A8S Merom/GM965/PM965 BLOCK DIAGRAM CPU ... MEROM. 3,4 HOST BUS CRESTLINE GM965/PM965 11~15 X4 DMI PCI EXPRESS X1 3 3 SYSTEM

A8E/A8S Merom/GM965/PM965 BLOCK DIAGRAM CPU ... MEROM.  3,4 HOST BUS CRESTLINE GM965/PM965 11~15 X4 DMI PCI EXPRESS X1 3 3 SYSTEM E/S Merom/GM/PM LOK IGRM E Sub block iagram / OM option VI ual H. HOST US RT & TV ON LVS & INV ON VORE R SRM /MHz SYSTEM.VS &.0VS R & VTT +VO & +.VS HRGER PI ETET PROTET LO SWITH FLOWHRT VG ON US x /T

More information

Model Name: 965P-DQ6. Revision 1.01F

Model Name: 965P-DQ6. Revision 1.01F Model Name: P-Q HEET TITLE Revision.0F HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET OM & P MOIFY HITORY LOK IRM POWER MP P_L_ P_L_ P_L_ P_L_ MH-ROWTER_HOT MH-ROWTER_RII MH-ROWTER_PI E, MI MH-ROWTER_T V MH-ROWTER_

More information

Model Name: 8I945AE-AE Revision 1.1

Model Name: 8I945AE-AE Revision 1.1 Model Name: IE-E Revision. HEET TITLE HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET LOK IRM OM & P MOIFY HITORY P_L_ P_L_ P_L_ P_L_,E,F, MH-LKEPORT_HOT MH-LKEPORT_RII MH-LKEPORT_PI E, MI MH-LKEPORT_INT V

More information

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader YTM / TP0 LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz alistoga, PI xpress x V_ R_VRF_0 TI RT V M Ver.: MP / MP R Ver.:

More information

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34 MYLL lock iagram a. Line In b. Mic In c. INT Mic d. Line Out e. INT.PKR R II O-IMM R II O-IMM P Layer tackup L: ignal L: V L: ignal L: ignal L: N L: ignal ~ LK N. IT V odec L OP MOM M ard ~ RM U / MHz

More information

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802.

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802. Y lock iagram INPUT OUTPUT R LK N. IT V / MHz, R / MHz INT.PKR RJ MOM M ard H 0 ROM 0 Mobile PU Yonah eleron M, T PT HOT U 00//MHz alistoga,,, MINI U TXFM Phone lue-tooth OM LPT U x port U P RT PORT PORT

More information

CPU Diamondville N270 & N280 NORTH BRIDGE SOUTH BRIDGE. SATA FPC Conn

CPU Diamondville N270 & N280 NORTH BRIDGE SOUTH BRIDGE. SATA FPC Conn 0_lock iagram 0_ystem etting 0_Power equence 0_lock en_ipr 0_iamondville_U 0_iamondville_PWR 0_N-M(OT) 0_N-M(MI) 0_N-M(RPI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IM(PWR) _-IM() _-IM() _-IM() _R OIMM _R_Termination

More information

Mocha-1 Block Diagram

Mocha-1 Block Diagram May.0 Thermal ensor MX I us / M us us witch I 0 -in- lot RJ onn udio odec IOU ard Mus UNUFFR R OIMM Normal ocket 0-PIN R OIMM UNUFFR R OIMM Reverse ocket T H Media ard Reader U U.0 H U.0 H Media lice Finger

More information

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec YTM / MX lock iagram RTMT-.00.0W P TKUP YTM / Max.00.00, TV Out TOP INPUT OUTPUT R LK N. / MHz, R / MHz /MHz Mobile PU Yonah eleron M HOT U 00//MHz@.0V alistoga TL+ PU I/F R Memory I/F INTRT RHPI Project

More information

SODIMM_EDP LEPUS MB P/N:6050A STAND OFF:CPU S4501,S4502,S STAND OFF:6052B INVENTEC

SODIMM_EDP LEPUS MB P/N:6050A STAND OFF:CPU S4501,S4502,S STAND OFF:6052B INVENTEC THI RW N PEIFITION,HERE,RE THE PROPERTY OF VENTE ORPORTION N HLL NOT E REPOUE,OPIE,OR UE WHOLE OR PRT THE I FOR THE MNUFTURE OR LE OF ITEM WITH WRITTEN PERMIION,VENTE ORPORTION,00 LL RIHT REERVE. F HF

More information

THERMAL EMC2102 CRT 17 LCD HDMI MXM CONN. CardReader JMicro JMB385 LAN. MS/MS Pro/xD /MMC/SD. Giga LAN 88E PWR SW. New card. Mini Card.

THERMAL EMC2102 CRT 17 LCD HDMI MXM CONN. CardReader JMicro JMB385 LAN. MS/MS Pro/xD /MMC/SD. Giga LAN 88E PWR SW. New card. Mini Card. iger lock iagram LK N. I LPRKLFT R IMM /00 MHz INT.MI Line In MI In INT.PKR Line Out (PIF) RJ R IMM /00 MHz odec L V OP MP Q OP MP MOM M ard IO/H Mb /00MHz /00MHz ZLI PI H T O T T Mobile PU HOT U /00/0MHz@.0V

More information

On Board Device: Main Memory: Dual-channel DDR-II * 4 (Max 8GB) Expansion Slots: PCI EXPRESS X16 SLOT *2 PCI EXPRESS X1 SLOT * 1 PCI SLOT * 2

On Board Device: Main Memory: Dual-channel DDR-II * 4 (Max 8GB) Expansion Slots: PCI EXPRESS X16 SLOT *2 PCI EXPRESS X1 SLOT * 1 PCI SLOT * 2 ONTENT over, lock diagram Intel L PU HEET - - TX Version:. NVII R IMM,,, R Terminations NVII R0 NVII MP PI lot & - - - - PU: Intel Pentium edar Mill / Prescott, Pentium mithfield / Presler and onroe /

More information

F3T Block Diagram. CPU S1g1 DDR2-667 PAGE 2,3,4. H.T 800 MHz C51MV PCIE *1 PCIE *1 PAGE 9,10,11,12,13 H.T MCP51 USB SATA USB 2.

F3T Block Diagram. CPU S1g1 DDR2-667 PAGE 2,3,4. H.T 800 MHz C51MV PCIE *1 PCIE *1 PAGE 9,10,11,12,13 H.T MCP51 USB SATA USB 2. FT lock iagram R M* R M* R M* R M* PE PU VORE PE,, PU g R- ual hannel R PE, O-IMM X bit H.T 00 MHz Power On equence PE LV & INV PE RT & TV OUT PE VI M PE,,,,,, PIE * MV PE,0,,, PIE * PIE * U PE MINI R

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

RP-note4 Block Diagram

RP-note4 Block Diagram H F 0 pril 0 '0 Keyboard Light R Termination,ecap, FN Thermal ensor MX0 TPM(T0) RFI (P0) HP OUT 0 HP OUT Int. MI MI IN Mus MI IN tereo peaker x UNUFFR R OIMM Normal ocket 00-PIN R OIMM UNUFFR R OIMM Normal

More information

4, 5. SVIDEO/COMP LVDS TPS51100(G2997) ,13. Marvell 88E Mini Card. abgn/bg 23. (100mA) INT.MIC. PCIex1.

4, 5. SVIDEO/COMP LVDS TPS51100(G2997) ,13. Marvell 88E Mini Card. abgn/bg 23. (100mA) INT.MIC. PCIex1. Volvi lock iagram YTM / MX LK N. Merom -00 INPUT OUTPUT T-0 P TKUP eleron M 0 (I LPR0).0 :.MROM.0U TOP V_(). :.MROM.0U, TOUT R / MHz R, /MHz Mobile PU HOT U /MHz@.0V Intel L0 TL+ PU I/F R Memory I/F INTRT

More information

AMD CPU S1g1 ATI RS690M ATI SB600

AMD CPU S1g1 ATI RS690M ATI SB600 .'' active matrix color TFT.'' WX/WX ual hannel LV I/F PE PE PE RT TV OUT VI PE KEYP MTRIX PE PE LE ontrol, uage PE PE PE PE V VORE PE 0 PU VORE PE,, M Turion Mobile ual ore(taylor, pin,w,r,tl-0///0) M

More information

立成网. 视频教程 LICHENGNB.COM

立成网. 视频教程 LICHENGNB.COM 本图纸版权属原厂家所有 仅在服务该产品使用者时使用 YTM / TP0 Project code: 9.Q0.00 INPUT OUTPUT LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz

More information

Thurman Discrete VGA nvidia G86 Schematics Document. ufcpga Mobile Merom Intel Crestline-PM + ICH8M REV : -1(DELL:A00)

Thurman Discrete VGA nvidia G86 Schematics Document. ufcpga Mobile Merom Intel Crestline-PM + ICH8M REV : -1(DELL:A00) Thurman iscrete V nvidia chematics ocument ufp Mobile Merom Intel restline-pm + IHM 00--0 REV : -(ELL:00) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Thurman iscrete

More information

CPU NORTH BRIDGE SOUTH BRIDGE

CPU NORTH BRIDGE SOUTH BRIDGE 0_lock iagram 0_System Setting 0_Power Sequence 0_lock Gen_ISLPR 0_iamondville_US 0_iamondville_PWR 0_N-GMS(HOST) 0_N-GMS(MI) 0_N-GMS(GRPHI) 0_N-GMS(R) _N-GMS(PWR) _N-GMS(PWR) _N-GMS() _S-IHM(PWR) _S-IHM()

More information

FOXCONN Title Index Page

FOXCONN Title Index Page Page 0 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram LOK N (K0) MROM(HOT U) / MROM(HOT U) / MROM(Power/nd) / restline (HOT) / restline (MI) / restline (RPHI) / restline (RII)

More information

Page 0 0 0 0 0 0 0 0 09 0 9 0 9 0 9 0 chematics Page Index ( / Revision / hange ate) of chematics Page chematics Page Index lock iagram R (MI,PE,FI) R (LK,MI,JT) R (R) R (POWER) R (RPHI POWER) R (N) R

More information

Merom. Page 3,4 HOST. 667/800MHz NORTH BRIDGE INTEL. Crestline. Page 5 ~ 10. DMI Interface SOUTH BRIDGE INTEL ICH8-M.

Merom. Page 3,4 HOST. 667/800MHz NORTH BRIDGE INTEL. Crestline. Page 5 ~ 10. DMI Interface SOUTH BRIDGE INTEL ICH8-M. MS- VER :.0 0 : LOK IRM 0 : PLTFORM 0 : Merom- (HOST US) 0 : Merom- (POWER/N) 0 : RESTLINE- (HOST US) 0 : RESTLINE- (MI/V) 0 : RESTLINE- (R) LVS 0 : RESTLINE- (POWER-) Page 0 : RESTLINE- (POWER-) 0 : RESTLINE-

More information

Canary2 Block Diagram

Canary2 Block Diagram anary lock iagram 0- V_0 0V_0 Line Out R II IN LK N. IT V RJ- RIL PORT, RT HOT U lviso-m MI I/F IH-M PT Port Replicator ( PIN) PRINTR MHz 00MHz ROM 0 P PI U LP U MI LIN IN LIN OUT TV OUT K TM R 00/MHz

More information

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14 A ISIONS ZONE LTR ESRIPTION ATE APPROVE A INITIAL RELEASE --_0:0 J 0 0 0,,,, AF JP PAR [:0] ON PIV 0 SO LAV EN LK PHYS M LK STAT_A M0 M R R R R R R R 0K J J AR AR[:0] AR AR AR AR0 AR AR[:0] AR AR AR AR0

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

FTDI_SPI_SCLK FTDI_SPI_MOSI FTDI_SPI_CS FTDI_SPI_MISO FTDI_SPI_SCLK FTDI_SPI_MOSI FTDI_SPI_MISO FTDI_SPI_CS FTDI_GPIO2 3V3_USB FTDI_SPI_SCLK

FTDI_SPI_SCLK FTDI_SPI_MOSI FTDI_SPI_CS FTDI_SPI_MISO FTDI_SPI_SCLK FTDI_SPI_MOSI FTDI_SPI_MISO FTDI_SPI_CS FTDI_GPIO2 3V3_USB FTDI_SPI_SCLK IOLTION RRIER P POWER-OMIN NI NI IO-LINK POWER-OMIN NI HEET OF MXREFE MXREFE# //..K U MXTT+.UF FTHQ FTI_PI_MIO R.UF LE ML-PPT FT_M FT_P K VV MHZ U UF VU K V_U FTI_PI_MIO FTI_PI_ FTI_PI_MOI

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1% K POWER SW JP EXTERNL POWER FUSE 0. uf VT 0 uf R SM or LMMPX-J VIN VOUT U 0.0K % J R.K % 0uF REG_V 0 0.uF REG_V J PV PV_US_TGT V_M0X POWER_SELET R0 0Ohm V to V ENTER POSITIVE.

More information

SCHEMATIC REV. DRAWING NO RELAY CONTROL CHART A A DE N V C L O REVISIONS

SCHEMATIC REV. DRAWING NO RELAY CONTROL CHART A A DE N V C L O REVISIONS THI RWIN I THE PROPERTY OF NLO EVIE IN. IT I NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR UE IN FURNIHIN INFORMTN TO OTHER, OR FOR NY OTHER PURPOE ETRIMENTL TO THE INTERET OF NLO EVIE. THE EQUIPMENT

More information

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5. Size FSM No. WG No. Rev of 9 Galen Street Floor M 0 US MP0EMO Schematic -- MU and Symbol V V P P P P P 9 P0 0 P P P P0 VE V REFYP V P PK P P P 9 P 0 P0 P P P V P P P P9 P P P0 P P 9 P 0 P P P9 P P P P

More information

Discrete/UMA Schematics Document Sandy Bridge Intel PCH REV : A00

Discrete/UMA Schematics Document Sandy Bridge Intel PCH REV : A00 iscrete/um chematics ocument andy ridge Intel PH 0-0-0 REV : 00 :None Installed UM:UM ONLY installed N: ONLY FOR N installed. Q:ONLY FOR Q installed. PL: K9 PL circuit for 0mW solution installed. 0mW:

More information

Th pr nt n f r n th f ft nth nt r b R b rt Pr t r. Pr t r, R b rt, b. 868. xf rd : Pr nt d f r th B bl r ph l t t th xf rd n v r t Pr, 00. http://hdl.handle.net/2027/nyp.33433006349173 P bl D n n th n

More information

Rev. SA SA SA SA SA SA SA SA SA SA. 43 Status LED & LID

Rev. SA SA SA SA SA SA SA SA SA SA. 43 Status LED & LID chematics Page Index ( / Revision / hange ate) Page of chematics Page 0 0 chematics Page Index lock iagram 0 R (MI,PE,FI) 0 R (LK,MI,JT) 0 R (R) 0 R (POWER) 0 R (RPHI POWER) 0 R (N) 09 R (REERVE) 0 PH

More information

Model Name: 965P-S3. Revision 3.3

Model Name: 965P-S3. Revision 3.3 Model Name: P- HEET TITE Revision. HEET TITE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET OM & P MOIFY HITORY OK IRM POWER MP P P P P MH-ROWTER_HOT MH-ROWTER_RII MH-ROWTER_PI E, MI MH-ROWTER_T V MH-ROWTER_ MH-ROWTER_PWR

More information

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0] STTTW STTLKW POW[:0] PTW[:0] SYNHW PLKW Sheet_ STTTS STTLKS POS[:0] PTS[:0] SYNHS PLKS Sheet_ Spareates PLKS SYNHS PTS[:0] POS[:0] STTLKS STTTS MLKS MTS Sheet_ PLKW PLKS SYNHW SYNHS PTW[:0] PTS[:0] POW[:0]

More information

Model Name: 965P-S3. Revision 3.3

Model Name: 965P-S3. Revision 3.3 HEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: P- TITE Revision. HEET TITE OVER HEET OM & P MOIFY HITORY OK IRM POWER MP 0 ZI UIO JK VORE PWM I IRETE POWER P P P P MH-ROWTER_HOT MH-ROWTER_RII MH-ROWTER_PI E, MI

More information

1101HA Block Diagram (Silverthorne / Poulsbo)

1101HA Block Diagram (Silverthorne / Poulsbo) 0_LK RM 0_H P etting 0_E Pin efine 0_Power equrnse 0_Power equence 0_Power equence escription 0_lock en_lpr 0_PU-LVERTHRNE () 0_PU-LVERTHRNE () 0_PU-LVERTHRNE () _H_Poulsbo_HT () _H_Poulsbo_R () _H_Poulsbo_LV/V

More information

P a g e 5 1 of R e p o r t P B 4 / 0 9

P a g e 5 1 of R e p o r t P B 4 / 0 9 P a g e 5 1 of R e p o r t P B 4 / 0 9 J A R T a l s o c o n c l u d e d t h a t a l t h o u g h t h e i n t e n t o f N e l s o n s r e h a b i l i t a t i o n p l a n i s t o e n h a n c e c o n n e

More information

FP7 (CULV) BLOCK DIAGRAM

FP7 (CULV) BLOCK DIAGRAM FP (ULV) LOK IGRM P STK UP 0 L HI TOP GN IN IN V OT PU SU00 eleron FS /00/0 P (G) 0W PGE,, PU THERML SENSOR PGE LK_PU_LK,LK_PU_LK# LK_MH_LK,LK_MH_LK# LK_PIE_VG,LK_PIE_VG#.MHz LOK GEN RTMN-0-V-GRT PGE RIII-on

More information

Caramel-1 Block Diagram

Caramel-1 Block Diagram JUL'0 Thermal ensor MX I us / M us us witch I -in- lot RJ onn udio odec IOU ard Mus UNUFFR R OIMM Normal ocket 0-PIN R OIMM UNUFFR R OIMM Reverse ocket T H Media ard Reader U U.0 H U.0 H Media lice luetooth

More information

20-JUNE-14 SCHEMATIC HSC REV. DRAWING NO.

20-JUNE-14 SCHEMATIC HSC REV. DRAWING NO. THI RWING I THE PROPERTY OF NLOG EVIE IN. IT I NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR UE IN FURNIHING INFORMTION TO OTHER, OR FOR NY OTHER PURPOE ETRIMTL TO THE INTERET OF NLOG EVIE. THE EQUIPMT

More information

S Note-3 Block Diagram

S Note-3 Block Diagram Jan. ' Keyboard Light Thermal ensor MX99 LM I us / M us TML TRFN LIN OUT Int. MI MI IN RJ ONN Mus UNUFFR On-oard R OIMM x,,,, H 9 -PIN R OIMM UNUFFR R OIMM ocket, OP MP MX9 9 O 9,, Modem/luetooth U U lock

More information

0_lock iagram 0_ystem etting 0_Power equence 0_E Pin efine 0_HTRY 0_lock en 0_othan_HT 0_othan_PWR_ 0_0ML_HT_M 0_0ML_RM _0ML_V_LV_TV _0ML_PWR _0ML H-M_zalia_P_P_LN _H-M_U_PE_M_E_T _H-M_PWR nboard RM_Top

More information

XDP. Webcam AU6433-GBL. USB 480Mb/s. PCIE BUS 100MHz PCIE BUS XDP SIO11

XDP. Webcam AU6433-GBL. USB 480Mb/s. PCIE BUS 100MHz PCIE BUS XDP SIO11 P- Revision:. PE TTLE LOK RM HNE HTORY - HNE HTORY - HNE HTORY - LOK TRUTON NL&REET MP POWER FLOW POWER TRUTON 9 ~ POWER EQUENE andy ridge L- PLTRT_PU# R HNNEL R HNNEL 9 ~9 R TERMNTON & XXXXX ougar Point

More information

AG1(Alviso) Block Diagram 2005/11/01

AG1(Alviso) Block Diagram 2005/11/01 (lviso) lock iagram 00//0 LK N. Mobile PU Project ode:.0.00 P:0-0 Line Out R II 00 MHz R II 00 MHz Line In Int. MI In INT.PKR P Layer tackup L: ignal L:V L: ignal L: ignal L: N L: ignal IT V,, odec L OP

More information

DDR Page 3 ~ 6 15W: 3.2GT/S 12W&9W: 2.0GT/S AMD RS880M. Page 10 ~ 18 EC KB3310 Page 30 ~ 31 AMD SB710. Page 20 ~ 28. SATA SATA HDD Page 51

DDR Page 3 ~ 6 15W: 3.2GT/S 12W&9W: 2.0GT/S AMD RS880M. Page 10 ~ 18 EC KB3310 Page 30 ~ 31 AMD SB710. Page 20 ~ 28. SATA SATA HDD Page 51 T LOK IRM M PU W/W/W HT.0 /.0 Page ~ W:.T/ W&W:.0T/ R 00 ingle hannel R O-IMM Page ~ LK EN Page FN + ENOR Page 0 ischarge Page LV Page HMI RT M R0M K Page IO OR PI-E PIE X Page 0 ~ E K0 Page 0 ~ U.0 X

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA

SYMETRIX INC th Avenue West Lynnwood, WA USA ENE MI J XLR-FEMLE NOTE: ENE MI R K00 R K00 J (h ) isables phantom power for all mics. Remove R and/or R to disable phantom power for ense Mic and/or only. J XLR-FEMLE NP NP 0 NP R K00 R K00 NP R 0 NP

More information

J400 C UF,50V,20% V-STBY 10.0K,1%,1/4W R63 R61 1M,5%,1/4W V-STBY R K,1%,1/4W AC-OK RY3A R11INT 1 NC NO COM 47K,5%,1/4W R11

J400 C UF,50V,20% V-STBY 10.0K,1%,1/4W R63 R61 1M,5%,1/4W V-STBY R K,1%,1/4W AC-OK RY3A R11INT 1 NC NO COM 47K,5%,1/4W R11 MNL-PIN J MNL-PIN J MNL-PIN J MNL-PIN J J00-00 MNL-PIN J MV J MNL-PIN PHS-REF (Sh. ) IN-RET (Sh.,) -OK (Sh. ) HOT-IN 0V(US) 00V(INT) MV LIN-XFER (Sh. ) +V OOST (Sh. ) TRIM (Sh. ) MNL-PIN MNL-PIN 0V(US)

More information

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia MicroL MicroLon.Sch Timers_nalog Timers_nalog.Sch IO ufferingsch IO uffering.sch Power Supply Power Supply.Sch Mitsubishi ackplane oard ate: THE UNIVERSITY OF NEWSTLE University rive allaghan NSW 0 ustralia

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

Morar Block Diagram 2005/05/28

Morar Block Diagram 2005/05/28 Morar lock iagram 00/0/ LK N. Mobile PU Project ode:.0.00 YTM / TP0, P:00- R II 0 MHz R II 0 MHz IT V,, HOT U Intel 0ML MI I/F 0MHz 00MHz,,,,0 R_VRF V_ R_VRF_ Line In Int. MI In, odec L 0MHz 0MHz LINK

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information