Model Name: 965P-DQ6. Revision 1.01F

Size: px
Start display at page:

Download "Model Name: 965P-DQ6. Revision 1.01F"

Transcription

1 Model Name: P-Q HEET TITLE Revision.0F HEET TITLE OVER HEET OM & P MOIFY HITORY LOK IRM POWER MP P_L_ P_L_ P_L_ P_L_ MH-ROWTER_HOT MH-ROWTER_RII MH-ROWTER_PI E, MI MH-ROWTER_T V MH-ROWTER_ MH-ROWTER_PWR RII HNNEL, RII HNNEL, RII TERMTION PI EXPRE* LOT IH PI, U, MI, LN IH PIO, TRL IH T, FN PWM IH, LOK EN ILPR PI EXPRE X PORT LOT PI LOT,, PIE_,W ITE X 0 0 OM_LPT, -PROHOT,YNMI O UL IO L RER UIO JK VORE PWM_IL0- VORE PWM_IL0- VORE PWM_IL0- IRETE POWER TX, OTHER POWER MRVELL E0 TI T FP,FU,F JM I,HWM,K/M, FN TRL igabyte Technology over heet P-Q.0F ize ocument Number Rev ustom ate: Wednesday, ugust 0, 00 heet of

2 -P-Q Version:.0F ircuit or P layout change for next version TE hange Item Reason omponent value change history ata hange Item Reason 00/0/0(EN) R.K ==> K; R.K ==> K Fix PU FN cannot full run 00/0/0(EN) R0.K ==> X ; R0 X ==>.K T ==>X; Q MMT ==> X; R 00/0/0(EN) K==>X; R.K==>X; R X==>.K hange M_I for P.0 Remove LK EM Rlatch control by PO.0 ==>.0 00/0/ mount 0.u/ for better powr ripple on I/O 00/0/ 00/0/ 00/0/ x TX connecter change to w/o cap pcs 0u O-ON P change to 0u O-ON P R remove company policy cost down support I.0 ==>.0 00/0/0 0 T ==> V0 ual IO issue 00/0/0 R mount 0 ohm connect I/O thermal to IH 00/0/0 R~R remove remove HMI resistor.0 ==>.0E 00/0/ R 0K ==> 0K Fix TR issue (RV OP) 00/0/ 00/0/ R0 R mount.k.n ==>.n Fix onore PU issue ( over-voltage) for better PU temp accuracy 00/0/ 移除.m ohm MOFET 替料.0E ==>.0F 00/0/0 R.k ==>.K Rise _ to.v 00/0/0 Mount Q MMT0 olve system fan burn Q0 issue igabyte Technology OM & P MOIFY HITORY P-Q.0F ize ocument Number Rev ustom ate: Wednesday, ugust 0, 00 heet of

3 LOK IRM TEL Pentium L LOK ENERTOR PI EXPRE X PIE- MH ROWTER HNNEL RII IMM X MRVELL LN 0 RII U HNNEL RII IMM X PI-E X WITH LNE PI-E X IH PI U PI IO PI EXPRE X PI EXPRE X U.0 PI-E X ZLI U TII ERIL T II X PI EXPRE X PI EXPRE X PI PI LOT, LP U TPM PORT U PORT 0~ TI T JMIRON ZLI L LP U LP I/O ITE-X UIO PORT : L_ OUT LE_ FRONT UIO MI _ URR URR K EN/LFE I/O PORT : FRONT PNEL /PU FN OM LPT K/P F igabyte Technology LOK IRM P-Q.0F ize ocument Number Rev ustom Wednesday, ugust 0, 00 ate: heet of

4 N/ IH PIO LIT TLE P NME PWR WELL P0 M P/TH M P/PIRQE# M P/PIRQF# M P/PIRQ# M P/PIRQH# M P/TH M P/TH M P TY P TY P0 TY P/MLERT# TY P TY P TY P TY P TY P M P/TH0 M P M P M P0 M P M P M P M P TY P TY P/_TTE# TY P TY P TY P/O# TY P0/O# TY P/O# TY P M P M P M P M P M P M P M P M P M P M FTER/ PLTRT UE -Z_ET IH_FN_TH -PIRQE -PIRQF -PIRQ -PIRQH IH_FN_TH VTT_MH_OV NOTE P/U.K P/U.K P/U.K P/U.K P/U.K P/U.K P/U.K P/U.K PIO(ULIO_PUT) P/U.K VUL OUT OUT WOL_ONLY LPIO -MLRT RV_OV -LPPME LPIO P/ 00K P/U.K VUL P/U.K VUL P/U.K VUL P/U.K VUL P/U.K VUL OUT RM N/ OUT/LOW REET N/ OUT OUT OUT OUT -LRQ TL P/U.K P/U.K VUL M_I(TP_PU-) P/U.K VUL OUT _TTE# P/U.K VUL OUT/LOW PIO(EL_TTE0) P/U.K VUL OUT/LOW -PI_WP0 N/ -UO_R P/U FUE -UO_R P/U FUE -UO_R P/U FUE OUT IH_FN_TH0 M_I _OV -PI_WP0 _OV VORE_OV PIO PUPWROK P/U.K P/U.K P/U.K P/U K VL P/U.K P/U.K OUT UL_IO P/U 00KM OUT UL_IO P/U.K OUT/LOW PIO/M_RT N/ _OV VORE_OV VORE_OV VORE_OV VORE_OV N/ P/U.K P/U.K P/U.K P/.K P/U.K P/U 00 VTT_OL VORE: PHE PWM--IL V PH VORE IL PH PWMx PH VTT_OR VTT_MH PU VTT_OL PU FN Y FN PWR FN VUL RV /W _ L RVTT RV L(I) ILR _ TM0 L RV _ /W VMH_ME 0 L RV VTT_MH L V RV VUL VUL _0 LO0 L pin FN control pin FN control FN speed ontroller FNPWM IH_FN_PWM FNPWM IH_FN_PWM N/ FNPWM IH_FN_PWM0 N/ N/ N/ FNIO IH_FN_TH0 FNIO IH_FN_TH FNIO IH_FN_TH IT IH IT IH IT IH igabyte Technology TLE LIT ize ocument Number Rev P-Q.0F ate: Wednesday, ugust 0, 00 heet of

5 P-Q.0F P_L- igabyte Technology Wednesday, ugust 0, 00 ize ocument Number Rev ate: heet of -R0 -HREQ -PRI -RY -Y -HTRY -HREQ -HITM -HLOK -HT0 TLREF0 TLREF TETHI TETHI0 TETHI -IERR -PURT TLREF TLREF0 H[..] H H H H H H0 H H H H H H H H H -HREQ0 -HREQ -HREQ H H[..] H H H H H0 H H H H H H H0 H H H H H -HT -NR -H -HIT -IERR TETHI0 -R0 TETHI TETHI -R0 -R -R -PURT TLREF_MH -HIT -EFER -PURT H[..] {} -HTRY {} -RY {} -Y {} -HREQ {} -HREQ {} -HLOK {} -HITM {} -HREQ0 {} -HREQ {} -HREQ {} H[..] {} -HT0 {} -HT {} -NR {} -H {} -HIT {} -EFER {} -PRI {} -HIT {} -R0 {} -R0 {} -R {} -R {} TLREF_MH {} -PURT {} TLREF_MH {} VTT_OL VTT_OL VTT_OR VTT_OR VTT_OR VTT_OR VORE VORE VORE VORE VORE VORE VORE VTT_OL VORE 00u/0/XR/.V/M/X TP_PU 00u/0/XR/.V/M/X R / TP_PU 00u/0/XR/.V/M/X 0u//XR/.V/K R 0// R 0/ (/) L L PU-K/// L P M L M R T U T U U V V W N P K J M K J R W Y Y F F H H J J E H E P E U U F H J H H J H H E H F <>* <>* <>* <>* <>* <>* <>* <0>* <>* <>* <>* <>* <>* <>* RV_ RV_ REQ<0>* REQ<>* REQ<>* REQ<>* REQ<>* T<0>* <>* <>* <>* <0>* <>* <>* <>* <>* <>* <>* <>* <>* <>* <0>* <>* <>* <>* <>* <>* RV_ RV_ T<>* * NR* HIT* RP* PRI* Y* RY* HITM* IERR* IT* LOK* TRY* IT* EFER* MERR* P<0>* P<>* R<0>* TETHI_ TETHI_ TETHI_0 P<0>* P<>* P<>* P<>* TLREF0 TLREF TLREF TLREF_EL REET* R<0>* R<>* R<>* 0 00u/0/XR/.V/M/X u//yv/0v/z R // TP_PU 0 0u//XR/.V/K TP_PU TP_PU R0 / 0p//NPO/0V/J/X 0u//XR/.V/K 00u/0/XR/.V/M/X 0u//XR/.V/K 0u//XR/.V/K TP_PU0 R 0// R 0/ 0u//XR/.V/K R / 0u//XR/.V/K 0u//XR/.V/K TP_PU 00u/0/XR/.V/M/X 0u//XR/.V/K 00u/0/XR/.V/M/X 0u//XR/.V/K 0u//XR/.V/K R.K//X R PU RETTION/X 0u//XR/.V/K 0u//XR/.V/K 0u//XR/.V/K 00u/0/XR/.V/M/X 0u//XR/.V/K TP_PU TP_PU R //X TP_PU TP_PU R // 0u//XR/.V/K 0u//XR/.V/K 0p//NPO/0V/J/X 00u/0/XR/.V/M/X 0u//XR/.V/K u//yv/0v/z 0.u//YV/V/Z 00u/0/XR/.V/M/X RN /PR/ 0 0u//XR/.V/K 0u//XR/.V/K

6 FOR LL R LK RTIO P-Q.0F P_L-, igabyte Technology Wednesday, ugust 0, 00 ize ocument Number Rev ate: heet of H0 -I0 TP0 TN0 H H H H H H H H H H H H H0 H[0..] H H H H[..] H H H H H H H H H H H H0 H H0 H TN -I TP -I TP TN H[..] H H H H0 H H H H H H H H H H H H H H H H H H H H H H H H0 H H H[..] H0 H -I TP TN -PM0 -TRT -PM TM -PM TK -PM TO TI -PM -PM VR_RY -PM TK -PM0 -TRT -Y_RT FEL FEL TM -PM -PM FEL0 TI -PM VR_RY TO -PM FEL FEL FEL0 FEL FEL FEL0 EL0 EL EL EL EL EL FEL EL EL0 EL00 EL0 EL0 FEL0 EL00 H[0..] {} -I0 {} TN0 {} TP0 {} H[..] {} TN {} TP {} -I {} -I {} TN {} TP {} H[..] {} H[..] {} TP {} TN {} -I {} -Y_RT {0,,,,} VR_RY {} VTTEL {} EL {} EL {} EL0 {} FEL0 {} FEL {} FEL {} EL_ {} EL_ {} EL_ {} EL_ {} VTT_OR VTT_MH VTT_OR VTT_OL VTT_MH VTT_OL V VTT_MH VTT_MH VTT_MH VTT_MH V R 0/ (/) L L PU-K/// M J F F E E J E F J J F K J H0 0 N E E 0 E VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_PWR VTT_OUT_ VTT_OUT_ VTT_EL EXTREF FRN FRN LKPH LKPH HFPLL TK TI TO TM TRT* PM<0>* PM<>* PM<>* PM<>* PM<>* PM<>* R* ITPLK<0> ITPLK<> EL<0> EL<> EL<> PRE0 PRE PRE PRE N_ N_ N (/) L L PU-K/// 0 0 F F E E0 0 F F E F F E E E F F E E F0 E F E <0>* <>* <>* <>* <>* <>* <>* <>* <>* <>* <0>* <>* <>* <>* <>* <>* <0>* TN<0>* TP<0> <>* <>* <>* <>* <0>* <>* <>* <>* <>* <>* <>* <>* <>* <>* <0>* <>* <>* TN<>* TP<> <>* <>* <>* <>* <>* <>* <>* <>* <0>* <>* <>* <>* <>* <>* <>* <>* I<>* TN<>* TP<> <>* <>* <0>* <>* <>* <>* <>* <>* <>* <>* <>* <>* <0>* <>* <>* <>* I<>* TN<>* TP<> R K/ R 0/ R //X R / RN /PR/ R.K//X R 0//X R 0/ R.K/ R K//X OT Q MMT/OT/00m/0 R 0//X R0 0/ OT Q MMT/OT/00m/0 R K/ R.K//X R0 / R 0//X R / R K/ RN /PR/ OT Q N00/OT/pF/ R.K/ OT Q N00/OT/pF/ R K/ R 0/ R 0//X R0 0//X 0.u//YV/V/Z R0.K/

7 Place outside of PU socket VTT_MH L 0UH///[0LI-00-R_0LI-00-0R] 0 u//yv/0v/z Note: & VOREPLL define doesn't same as old P design kit R 0//HT/X VTT_OL 0.u//YV/V/Z VTT_OR 0.u//YV/V/Z R.// R0.// R.// R.// R.// R.// R.// R.// R.// OMP OMP OMP OMP OMP0 OMP OMP OMP OMP u//yv/0v/z VOREPLL Trace width doesn't less than Mil VTT_MH 0.u//YV/V/Z/X R 0//X R0 / R / -PROHOT TETHI_ -THRMTRIP L 0UH///[0LI-00-R_0LI-00-0R] {,} PU_TEMP {} THERM PU_THEM PU_THEM R.K/ R R -KTO R 0/ R 0/ -TPLK p//npo/0v/j/x 0//X 0//X n//xr/0v/k/x s close as possible to PU socket -MI {} -MI -0M {} -0M -FERR {} -FERR TR {} TR NMI {} NMI -NE {} -NE -TPLK {} -TPLK VOREPLL VI[0..] _PLL {,,} VI[0..] VI0 VI VI VI VI VI VI VI VR_EL {} VR_EL PULK {} PULK -PULK {} -PULK -KTO THERM_ THERM_ u//xr/.v/m/x {,} _ENE n//xr/0v/k/x {,} _ENE {,} PEI VORE TP_PU R / TP_PU PEI TP_PU P K R K L N M M L M L K L M M N F E L K J H N N N N L L F F L L MI* 0M* FERR*/PE* LT0 LT NE* TPLK* IOPLL _PLL VI<0> VI<> VI<> VI<> VI<> VI<> VI<> VI<> VI_ELET LK<0> LK<> KTO* THERM THERM THERM_ THERM ENE _ENE _M_REULTION _M_REULTION ENE ENE VTT_PKENE Z0_0* LEW_TRL* T_LV* MP_NOOOT* PU-K/// L (/) TETHI_0 TETHI_ TETHI_ TETHI_ TETHI_ TETHI_ TETHI_ TETHI_ TETHI_ TETHI_ TETHI_ FOREPH PWROO PROHOT* THERMTRIP* OMP<0> OMP<> OMP<> OMP<> OMP<> OMP<> OMP<> OMP<> OMP<> R R R R RV_ RV_ PMI* MI<> MI<0> PU_OOT LL_I<0> LL_I<> F W F F P W L K N L M T R J T Y E U E F 0 H V W Y V TETHI0 TETHI TETHI_ TETHI TETHI TETHI TETHI {} -FOREPR -FOREPR {} PUPWROK PUPWROK {} -PROHOT -PROHOT {0,} -THRMTRIP -THRMTRIP {0} OMP0 OMP OMP OMP OMP OMP OMP OMP OMP PU_ TETHI_M R K//X TP_PU0 TLREF TLREF MI R / MI0 R / TP_PU TP_PU TP_PU VTT_OL VTT_OR VTT_OL VTT_OL R / -FERR TETHI0 RN /PR/ TETHI TETHI TETHI TETHI R 00/ PUPWROK n//xr/0v/k R / PU_ TETHI_M RN 0/PR/ VI VI VI0 VI RN 0/PR/ VI VI VI VI R 0/ R // R 0// R / R / R0 R // //X VR_EL -FOREPR R 0/ TLREF u//yv/0v/z R 0/ TLREF R 0// u//yv/0v/z {,} PU_THEM PU_THEM TTL V 00p//NPO/0V/J/X 0 U T - V V P PV EM/I0-LW/X VORE 0.0u//XR/V/K/X _ R0 K//X R K//X PEI:Platform Environment ontrol Interface _ F 0/ u//yv/0v/z _PLL igabyte Technology P_L- 0 0.u//YV/V/Z/X P-Q.0F ize ocument Number Rev ate: Wednesday, ugust 0, 00 heet of _PLL {}

8 P-Q.0F P_L-E,F,,H igabyte Technology Wednesday, ugust 0, 00 ize ocument Number Rev ate: heet of VORE VORE VORE VORE L (/) / LH PU-K/// N N0 N N N N N0 N N N N 0 0 E E E E E0 E E E E E F0 F F F F F F H0 H H H H H H H H0 H H H H H H H H H H H H J J K K K L L L L L L L L L0 L L M M N N N P P P P P P P P0 P P R R R R R R R R R0 R R T T U V V V V V V V V V0 V V W W Y Y Y H T (/) L PWR / LF PU-K/// M M M M M M M M M M M M0 M M N N N N N N N N N N N N0 N N J0 J J J J J J J J0 J J J J J J J J J J0 J J K K K K K K K K0 K L M M M M M M M M0 M N N N N N N N N0 N P R T T T T T T T T0 T U U U U U U U U0 U V W W W W W W W W0 Y Y Y Y Y Y Y Y0 Y W L (/) PWR / LE PU-K/// 0 0 E E E E E E E E E E F F F F F F F F F F 0 H H H H H H H H H H H H H H0 H H J J J J J J J J J J J J K K K K K K K K K K K K L L L L L L L L L L L L0 L (/) L / L PU-K/// 0 0 E0 E E E E E0 E E E E E E E0 E E F0 F F F F0 F F F F F F F F F0 F F 0 0 H H0 H H H H0 H H H H J0 J J J J0 J J J J J J0 J K0 K K K K0 K K K K K K0 K K L0 L L L L0 L L L L M M0 M M M M0 M M M M M K

9 PU TERFE P-Q.0F MH-HOT igabyte Technology Wednesday, ugust 0, 00 ize ocument Number Rev ate: heet of -HREQ0 -HTRY -HLOK H H H TP0 -HIT -R H -HT0 -R0 H H H -I -PRI H[..] MHLK -R0 H H TN -Y -R HXOMP TP H TN0 TN -H H H H -HREQ -RY H H H -I0 -I -PURT H0 H TP -I H H H -HREQ HXW H0 H -HREQ TN -EFER MH_TLREF0 H H H0 -HT -NR H -MHLK TP HXROMP H H -HREQ HXOMP -HITM H H H H HXOMP HXOMP H0 H H H H H H H H H H H H H H H0 H H H H H H H0 H0 H H H H H H H H H H H0 H H H H[0..] H H H H H H H H H H H H H H H H0 H H H H H H H H H H0 OUPON OUPON HXW MH_TLREF0 TLREF_MH HXROMP H[..] {} MHLK {} -HREQ {} -HREQ {} -HREQ {} -HREQ0 {} -HT0 {} -HREQ {} -HT {} TP {} -I {} TP {} TN {} -I0 {} TN {} -I {} TP0 {} TP {} TN {} TN0 {} -I {} -H {} -HIT {} -PRI {} -R {} -NR {} -EFER {} -R0 {} -HLOK {} -PURT {} -HTRY {} -Y {} -R {} -R0 {} -RY {} -HITM {} -MHLK {} H[0..] {} TLREF_MH {} VTT_MH VTT_MH VTT_MH VTT_MH R.// R 0// R.// 0.0u//XR/V/K/X 0 0.0u//XR/V/K R // R.// OUPON OUPON/X F (/) W U P-/QM/[0H-000-0R] J L J0 L L K N N M N M R N N U N R P R V R U U R V V Y V V Y Y Y F0 L L J M U L0 M H H M0 W0 Y0 W T Y U V J E W U0 U U R0 P R N0 R M N N L J L J K 0 F F F E E E F E K H J F M E K K F J F L K H L J M E 0 0 R U H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# HREQ0# HREQ# HREQ# HREQ# HREQ# HT0# HT# HTP0# HTN0# HTP# HTN# HTP# HTN# HTP# HTN# HV0# H# HTRY# HRY# HEFER# HHITM# HHIT# HLOK# HREQ0# HV# HV# HV# HNR# HPRI# HY# HR0# HR# HR# HPURT# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# H# H# H# H# H# H# H0# H# H# H# HW HROMP HOMP HOMP# HVREF HVREF HLKP HLKN.P//NPO/0V//X R 0/ 0.u//YV/V/Z R 0// OUPON OUPON/X R0 00// R.//.P//NPO/0V//X R.// 0p//NPO/0V/J/X

10 R TERFE N HET K FN P-Q.0F MH-RII igabyte Technology ustom 0 Wednesday, ugust 0, 00 ize ocument Number Rev ate: heet of M M0 M M M M0 M M M M M M M -R - -WE Q0 M M0 M M M0 M M M M Q M M M0 M M M M M M M M0 M M M M Q M M M M Q M M M M M M M M M M M M M M Q M M0 M M M Q M M M M M0 M M M M M M0 M M M M M Q -Q0 -Q -Q -Q -Q -Q -Q M MOT_[0..] MOT_[0..] M M -Q M M M0 M M M M Q MOT_ MOT_ MOT_ MOT_0 KE KE KE KE0 LK0 -LK0 -LK LK LK -LK -LK LK -LK -LK LK LK MROMPVOL MROMPVOH 0 MH_VREF M MROMP MROMP MROMP MROMP0 MROMPVOH MROMPVOL MH_VREF M[0..] M[0..] Q[0..] M[0..] M[0..] M[0..] -Q[0..] M[0..] Q[0..] -Q[0..] MROMP MROMP MROMP0 MROMP LK KE M M M -Q M M0 M M -LK0 M M M M LK KE M Q -Q M M M M KE M Q M M M M LK MOT_ M -Q Q M M M M M -LK MOT_ M -Q M Q0 M M0 LK LK M0 M M M M0 0 M M M M Q M M M M LK0 -R -WE M M -Q M0 M M M M Q M M M M M -Q0 -LK -LK MOT_ - M M Q M -Q MOT_0 M M M M M M -LK - M0 Q M M M M -LK KE0 M M0 M M M M0 M M0 M M M M M M -Q M M0 M -WE {,} -R {,} - {,} - {,} -0 {,} - {,} - {,} MOT_[0..] {,} MOT_[0..] {,} - {,} -WE {,} -R {,} 0 {,} {,} {,} KE {,} KE {,} KE0 {,} KE {,} - {,} - {,} -0 {,} - {,} -LK {} LK {} LK {} -LK {} -LK0 {} LK0 {} LK {} -LK {} LK {} LK {} -LK {} -LK {} KE0 {,} KE {,} KE {,} KE {,} -LK {} LK0 {} LK {} -LK0 {} -LK {} LK {} LK {} -LK {} -LK {} -LK {} LK {} LK {} 0 {,} {,} {,} M[0..] {} M[0..] {} Q[0..] {} M[0..] {,} M[0..] {} M[0..] {} -Q[0..] {} M[0..] {,} Q[0..] {} -Q[0..] {} RV RV RV RV V 0 0.u//YV/V/Z/X R 0// TP 0.u//YV/V/Z TP 0.0u//XR/V/K R K// R K// 0.u//YV/V/Z R K// R 0// R 0// R_0 W (/) U P-/QM/[0H-000-0R] Y Y Y Y W Y U R R R R V V P P U V Y Y Y W W Y Y W Y 0 0 T0 U N T R U T P N P0 V0 R R0 U V U0 P N V0 V R P L L0 M N M K K N0 N L L 0 J0 H F E0 J J F F E E Y W W 0 Y0 Y Y U P V P M T R N W P M U N M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ Q_0 Q_0# M_0 Q_0 Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_# M_ Q_ Q_ Q_0 Q_ Q_ Q_ Q_ Q_ Q_ Q_# M_ Q_ Q_ Q_ Q_ Q_0 Q_ Q_ Q_ Q_ Q_# M_ Q_ Q_ Q_ Q_ Q_ Q_ Q_0 Q_ Q_ Q_# M_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_# M_ Q_0 Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_# M_ Q_ Q_ Q_0 Q_ Q_ Q_ Q_ Q_ Q_ Q_# M_ Q_ Q_ Q_ Q_ Q_0 Q_ Q_ Q_ WE_# _# R_# _0 _0# _# _# _# KE_0 KE_ KE_ KE_ OT_0 OT_ OT_ OT_ LK_0 LK_ LK_ LK_ LK_ LK_ LK_0# LK_# LK_# LK_# LK_# LK_# REERVE R_ W (/) U P-/QM/[0H-000-0R] Y W Y W Y Y W W Y 0 Y Y Y W 0 V W U T V T U R V W N P V U R N N W W N N N U R P W T U P R R U V U P R W U V U T U M V W T U P V T T P U W R N W U U W V N N U R N R L L M M M J L R M L L J F F J J F F W N M F P N 0 0 M M0 M N M M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ WE_# _# R_# _0 _0# _# _# _# KE_0 KE_ KE_ KE_ OT_0 OT_ OT_ OT_ LK_0 LK_0# LK_ LK_# LK_ LK_# LK_ LK_# LK_ LK_# LK_ LK_# Q_0 Q_0# M_0 Q_0 Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_# M_ Q_ Q_ Q_0 Q_ Q_ Q_ Q_ Q_ Q_ Q_# M_ Q_ Q_ Q_ Q_ Q_0 Q_ Q_ Q_ Q_ Q_# M_ Q_ Q_ Q_ Q_ Q_ Q_ Q_0 Q_ Q_ Q_# M_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_# M_ Q_0 Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_# M_ Q_ Q_ Q_0 Q_ Q_ Q_ Q_ Q_ Q_ Q_# M_ Q_ Q_ Q_ Q_ Q_0 Q_ Q_ Q_ REERVE_ REERVE_ REERVE_ REERVE_ REERVE_ REERVE_ REERVE_ REERVE_ ROMP0 ROMP ROMP MROMPVOL MROMPVOH REERVE VREF ROMP REERVE_ N_HET N_HETK/[P-000-R_P-000-R_P-000-R] N_FN FN/*/WH/M/./V//N/X R K// TP R K// 0.0u//XR/V/K R0 0// TP 0.u//YV/V/Z

11 P-Q.0F MH-PI E & MI igabyte Technology ustom Wednesday, ugust 0, 00 ize ocument Number Rev ate: heet of EXP RXP[0..] EXP RXN[0..] EXP TXP[0..] EXP TXN[0..] RLK_MH -RLK_MH EXP TXN EXP RXP EXP RXN MI_TXP EXP TXN EXP TXN EXP TXN EXP RXN EXP RXP EXP RXP EXP TXN MI_TXP EXP TXN EXP TXN EXP TXN EXP RXP EXP RXN EXP TXP EXP RXP EXP RXP EXP RXP0 EXP TXN EXP TXN EXP RXP EXP RXN0 EXP RXN EXP RXP MI_TXN EXP TXN EXP TXN EXP RXP EXP RXN MI_0TXN EXP TXP EXP TXP EXP TXN EXP TXN EXP RXN EXP RXP EXP RXN0 EXP TXP EXP RXP MI_TXN MI_TXN EXP TXP EXP TXP EXP RXN EXP RXP EXP RXN EXP TXP EXP RXN MI_0TXP EXP TXP EXP TXP EXP TXP EXP RXN EXP RXP EXP RXN EXP TXP EXP TXP MI_TXP EXP TXP EXP TXP EXP RXN EXP RXN EXP RXN EXP TXN0 EXP TXP0 EXP RXP0 EXP RXP ROMP VO_LLK VO_LT MI_RXP MI_0RXN MI_RXN MI_RXN MI_RXN MI_0RXP MI_RXP MI_RXP ROMP _PIEX EXP TXP0 EXP TXN0 _PIEX EXP TXP[0..] {} EXP RXP[0..] {} EXP RXN[0..] {} EXP TXN[0..] {} RLK_MH {} -RLK_MH {} MI_0TXP {} MI_0TXN {} MI_TXP {} MI_TXN {} MI_TXP {} MI_TXN {} MI_TXP {} MI_TXN {} MI_RXN {} MI_RXN {} MI_RXP {} MI_RXP {} MI_RXN {} MI_0RXP {} MI_0RXN {} MI_RXP {} VO_LLK {} VO_LT {} _PIEX {} _ R.// R 0//HT/X 0u//YV/0V/Z R 0//HT/X R 0//HT/X PIE MI W (/) U P-/QM/[0H-000-0R] F K J F E J H J H F E E F L L M M M L M M R R0 T R R R W V Y Y E 0 0 F E F J K L K N M P N R P U T V U V V W Y Y EXP_RXP0 EXP_RXN0* EXP_RXP EXP_RXN* EXP_RXP EXP_RXN* EXP_RXP EXP_RXN* EXP_RXP EXP_RXN* EXP_RXP EXP_RXN* EXP_RXP EXP_RXN* EXP_RXP EXP_RXN* EXP_RXP EXP_RXN* EXP_RXP EXP_RXN* EXP_RXP0 EXP_RXN0* EXP_RXP EXP_RXN* EXP_RXP EXP_RXN* EXP_RXP EXP_RXN* EXP_RXP EXP_RXN* EXP_RXP EXP_RXN* MI_RXP0 MI_RXN0* MI_RXP MI_RXN* MI_RXP MI_RXN* MI_RXP MI_RXN* LKP LKN* VO_TRLT VO_TRLLK EXP_TXP0 EXP_TXN0* EXP_TXP EXP_TXN* EXP_TXP EXP_TXN* EXP_TXP EXP_TXN* EXP_TXP EXP_TXN* EXP_TXP EXP_TXN* EXP_TXP EXP_TXN* EXP_TXP EXP_TXN* EXP_TXP EXP_TXN* EXP_TXP EXP_TXN* EXP_TXP0 EXP_TXN0* EXP_TXP EXP_TXN* EXP_TXP EXP_TXN* EXP_TXP EXP_TXN* EXP_TXP EXP_TXN* EXP_TXP EXP_TXN* MI_TXP0 MI_TXN0* MI_TXP MI_TXN* MI_TXP MI_TXN* MI_TXP MI_TXN* EXP_OMPO EXP_OMPI 0u//YV/0V/Z

12 _ R 0K/OTLK R 0/ -OTLK For P UE _ {} EXP_EN_HR _ {} EL0 {} EL {} EL R0 R R 0/ EL0 EL EL.K/ K//X EXP_LR EXP_EN 0 J0 J K0 F0 E K J H L N N N M0 L L M EL0 EL EL LLZTET XORTET REERVE_ EXP_LR REERVE_ EXP_EN REERVE REERVE_ REERVE_ REERVE_ REERVE_ REERVE_ REERVE_ REERVE_ REERVE_ W (/) V HYN VYN RE REEN LUE RE# REEN# LUE# _T _LK REFET REFLKP REFLKN 0 0 L M 0 L M R R R T LK REFET R00 0/ OTLK -OTLK _ //X HYN //X VYN R 0/ OTLK {} -OTLK {} R 0/ R 0/ V/OT/00m/X V/OT/00m/X V/OT/00m/X Q Q u//yv/0v/z/x Q F F F.p//NPO/0V//X.p//NPO/0V//X.p//NPO/0V//X 0.u//YV/V/Z/X 0////X V_R 0////X V_ 0////X V_.p//NPO/0V//X.p//NPO/0V//X.p//NPO/0V//X R0.K// R0 // {} L_T {} L_LK {} -L_RT {0,} MH_LPWROK {0,,,} PWROK R0 0//X R0 0/ M M 0 Y U0 U R R0 U U R R L_T L_LK L_VREF L_RT# L_PWROK REERVE_ REERVE_0 REERVE_ REERVE_ REERVE_ REERVE_ REERVE_ REERVE_ REERVE_ REERVE_ REERVE_ REERVE_0 MI REERVE_00 REERVE_ REERVE_ RT# PWROK IH_YN# N TET0 TET TET N_ N_ N_ N_ N_ N_ N_ N_ P-/QM/[0H-000-0R] F F M M J N0 TP TP TP -PFMRT -PFMRT {} R 0/ PWROK {0,,,} IHYN R0 0/ -IHYN -IHYN {0} TP R0.K//X TP TP0 TP WIH 不要上 (MPLE) WIH 要上 VT VLK V/OT/00m/X E_P R E_P E_P E_P VT E_P VLK E_P HYN E_P VYN Q V/OT/00m/X -PFMRT FUE Q p//npo/0v/j PWROK T LK R.K/ R.K/ Q N00/OT/pF//X OT Q N00/OT/pF//X OT R.K//X R0.K//X VT VLK 0.u//YV/V/Z/X V_R V_ V_ V V V V V V V V V0 V V V V_OM V V V V V VT HYN VYN VLK OM/E//R///UL LYOUT Q V/OT/00m/X Q V/OT/00m/X 0p//NPO/0V/J/X -IHYN n//xr/0v/k igabyte Technology MH-TERNL V P-Q.0F ize ocument Number Rev 0.u//YV/V/Z/X ate: Wednesday, ugust 0, 00 heet of

13 P-Q.0F MH- igabyte Technology ustom Wednesday, ugust 0, 00 ize ocument Number Rev ate: heet of (/) W / U P-/QM/[0H-000-0R] 0 Y Y W W W V V V V V V V V V U U U U U0 U U T T T T T R R R R R R R R0 R R R P P P P N N N N N N0 N N N N N M M0 M M M M M M0 M M M M M M L L K J J J H F F F F0 F F F F F F F F Y Y Y Y Y Y Y Y Y0 Y Y Y W V V V V V V V V V U U U U U T T R R R R R R R P P0 P P P P N N N N N N N0 N N M M M M _0 _0 _0 _0 _0 _0 _0 _0 _0 _ / (/) W UI P-/QM/[0H-000-0R] M M M M0 M M L L L L L L0 L L L L K K K K K K K J J J J J J J J H H H H0 H H H F F F F F F E E E E E0 E E E E E 0 0 Y0 F F F E E E0 E W W W0 R E M _00 _0 _0 _0 _0 _0 _0 _0 _0 _0 _

14 (.V/0m0u) (.V/.m).V=0m.V=0.m.V=0m.V>0m.V>0m.V=0m.V>0m.V>0m.V=..V=..V=..V=..V=. 原 VMH_ME 原 VMH_ME P-Q.0F MH-PWR igabyte Technology ustom Wednesday, ugust 0, 00 ize ocument Number Rev ate: heet of _MPLL _PLL _PLL _PLL _RT Q_RT _HPLL V_KR _PLL _HPLL _MPLL _PLL _PLL _RT Q_RT V_KR _EXP _EXP _PLL {} _PIEX {} RV RV VTT_MH RV VTT_MH RV VTT_MH 0 0.u//YV/V/Z/X 0.u//YV/V/Z/X 0.u//YV/V/Z 0/ u//yv/0v/z 0.U//YV/V/Z 0.U//YV/V/Z 0.u//YV/V/Z 0.U//YV/V/Z R 0//X F 0//X 0.U//YV/V/Z u//yv/0v/z 0.u//YV/V/Z 0.U//YV/V/Z u//yv/0v/z 0.u//YV/V/Z u//yv/0v/z 0.U//YV/V/Z 0.0u//YV/0V/Z 0.u//YV/V/Z/X u//yv/0v/z u//yv/0v/z 0 0.U//YV/V/Z PWR / W (/) UH P-/QM/[0H-000-0R] L L L L L0 L L L K0 K K J F J0 J J 0 F0 F F 0 0 L L L0 L L L L L L L L K K K K K0 K K K K K K J Y J J J J J0 J J J J 0 Y0 Y V0 V U U L K L L Y L J P P P P P N N N N M M M L L K K J J H H F F F E E E E R R R R 0 0 Y W W0 V V 0 E E E _L L L L L L L L L L_0 _L L L L L L L L L L_0 _L L L L L L L L L L_0 _L L L L L L L L L L_0 _L L L L L L L L L L_0 _L L L L L L L L L L_0 _L L L L L L L L L L_0 _L L L L L L L L L MLK MLK MLK MLK MLK_ REERVE_ REERVE_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ VTT_0 VTT_ VTT_ VTT_ VTT_ VTT_ VTT_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M EXP EXP EXP EXP EXP EXP EXP EXP EXP EXP_0 _EXP EXP EXP EXP EXP EXP EXP _RT Q_RT 0.u//YV/V/Z R 0/ u//yv/0v/z 0.u//YV/V/Z F0 0/ F 0//X F 0/ 0.u//YV/V/Z/X 0.u//YV/V/Z 0/ 0.u//YV/V/Z 0.u//YV/V/Z/X u//yv/0v/z F0 0//X F 0/// 0.U//YV/V/Z 0/ E0 0u/FP//V//m u//yv/0v/z 0.u//YV/V/Z PWR / W (/) UF P-/QM/[0H-000-0R] 0 F F F F F F0 F F F E E E E E E E Y Y Y Y Y Y W W W W W W W W V V V V V V0 V V V V V V V U U U U U U0 U U U U U U R R P R R P R0 P0 Y V J J J0 J J J J J J J J H H H 0 F F F 0 0 Y Y Y0 Y Y V V V0 V U U0 U U U N N N N N N L J J J F F Y _0 _0 _00 0 _0 _0 _0 0 _0 _0 _0 _0 0 0 _0 0 _0 _0 _L_PLL _EXPPLL _HPLL REERVE_00 _MPLL _PLL _PLL _0 0 0 _0 _ _ 0 u//yv/0v/z 0.u//YV/V/Z 0.u//YV/V/Z 0.U//YV/V/Z R 0//HT/X 0.u//YV/V/Z F 0//X F 0/ 0.u//YV/V/Z 0/ 0/

15 P-Q.0F RII HNNEL igabyte Technology ustom ize ocument Number Rev ate: heet of Q[0:] M[0:] M M M - M M M M M0 M0 M Q Q M M M M M M -LK M0 M M0 M -LK0 M M MLK MT M M M M M M M -R M KE M M LK M M Q M M M -LK M M0 M M M M M M Q M 0 -WE M LK0 M M M M0 M M M M M M LK M M Q M M M M M M M M Q0 M M Q M0 M M0 KE M M M - M M M M M0 M0 M M M M M M M -LK M0 M M0 M -LK M M MLK MT M M M M M M M -R M KE M M LK M M M M M -LK M M0 M M M M M M M 0 -WE M LK M M M M0 M M M M M M LK M M M M M M M M M M M M M0 M M0 KE - - -Q0 -Q -Q Q -Q -Q -Q -Q -Q Q Q Q Q Q Q0 Q -Q0 -Q -Q Q -Q -Q -Q -Q -Q VREF_R VREF_R MOT_ MOT_ -Q[0..] MOT_[0..] MOT_0 MOT_ MT MLK VREF_R M M M M M M M M M M M M M M0 M M M M M0 M M M M M0 M0 M M M M M Q[0..] {0} M[0..] {0} -LK {0} M[0..] {0} -WE {0,} {0,} MLK {,,0,,,,,,} LK0 {0} M[0..] {0,} -LK0 {0} LK {0} LK {0} - {0,} -LK {0} MT {,,0,,,,,,} -R {0,} KE {0,} 0 {0,} KE0 {0,} - {0,} -0 {0,} -LK {0} M[0..] {0} -WE {0,} {0,} MLK {,,0,,,,,,} LK {0} -LK {0} LK {0} LK {0} - {0,} -LK {0} MT {,,0,,,,,,} -R {0,} KE {0,} 0 {0,} KE {0,} - {0,} - {0,} -Q[0..] {0} {0,} {0,} MOT_[0..] {0,} M[0..] {0,} RV RV RV R K// 0.u//YV/V/Z RII R/0/YL/V/ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ V V V V V V V V V V V R R0 VP VREF L 0 0 KE KE0 * 0* K*/RFU K0 K*/RFU K/RFU K0* K/RFU 0 0/P / * R* WE* N N/TET N OT OT0 (0) () () () () () () () Q(0) Q() Q() Q() Q() Q() Q() Q() Q*(0) Q*() Q*() Q*() Q*() Q*() Q*() Q*() M0/Q M/Q0 M/Q M/Q M/Q M/Q M/Q M/Q M/Q Q Q* N/Q* N/Q0* N/Q* N/Q* N/Q* N/Q* N/Q* N/Q* N/Q* Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() 00p//NPO/0V/J/X 00p//NPO/0V/J/X 0.u//YV/V/Z RII R/0/RE/V/ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ V V V V V V V V V V V R R0 VP VREF L 0 0 KE KE0 * 0* K*/RFU K0 K*/RFU K/RFU K0* K/RFU 0 0/P / * R* WE* N N/TET N OT OT0 (0) () () () () () () () Q(0) Q() Q() Q() Q() Q() Q() Q() Q*(0) Q*() Q*() Q*() Q*() Q*() Q*() Q*() M0/Q M/Q0 M/Q M/Q M/Q M/Q M/Q M/Q M/Q Q Q* N/Q* N/Q0* N/Q* N/Q* N/Q* N/Q* N/Q* N/Q* N/Q* Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() 0.u//YV/V/Z 0.u//YV/V/Z R0 K//

16 P-Q.0F RII HNNEL igabyte Technology ustom ize ocument Number Rev ate: heet of M M - M0 M Q M0 Q Q M M -LK -LK0 MLK MT M -R KE LK M Q -LK M Q M M0 0 -WE LK0 M M M LK Q M M M M M Q0 M Q KE0 Q[0..] M[0..] M0 M M M M M M M M M M0 M M M M M M M M M M M M M M M M M M0 M M M M0 M M M M M M M M M0 M M M M M M M M M0 M M M M M M M M M M0 M M M Q -Q -Q -Q -Q -Q0 -Q -Q -Q[0..] M M - Q M0 Q Q -LK -LK MLK MT -R KE LK Q -LK M Q 0 -WE LK LK Q M M M Q0 M Q KE M0 M M M M M M M M M M0 M M M M M M M M M M M M M M M M M M0 M M M M0 M M M M M M M M M0 M M M M M M M M M0 M M M M M M M M M M0 M M M - - -Q -Q -Q -Q -Q -Q0 -Q -Q M0 M M M M M M M0 M M M M M M M VREF_R VREF_R MOT_0 MOT_ MOT_ MOT_ VREF_R MOT_[0..] M M -LK {0} M[0..] {0} -WE {0,} {0,} MLK {,,0,,,,,,} LK0 {0} M[0..] {0,} -LK0 {0} LK {0} LK {0} - {0,} -LK {0} MT {,,0,,,,,,} -R {0,} KE {0,} 0 {0,} KE0 {0,} Q[0..] {0} M[0..] {0} - {0,} -0 {0,} -Q[0..] {0} -LK {0} M[0..] {0} -WE {0,} {0,} MLK {,,0,,,,,,} LK {0} M[0..] {0,} -LK {0} LK {0} LK {0} - {0,} -LK {0} MT {,,0,,,,,,} -R {0,} KE {0,} 0 {0,} KE {0,} - {0,} - {0,} {0,} {0,} MOT_[0..] {0,} RV RV RV RII R/0/YL/V/ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ V V V V V V V V V V V R R0 VP VREF L 0 0 KE KE0 * 0* K*/RFU K0 K*/RFU K/RFU K0* K/RFU 0 0/P / * R* WE* N N/TET N OT OT0 (0) () () () () () () () Q(0) Q() Q() Q() Q() Q() Q() Q() Q*(0) Q*() Q*() Q*() Q*() Q*() Q*() Q*() M0/Q M/Q0 M/Q M/Q M/Q M/Q M/Q M/Q M/Q Q Q* N/Q* N/Q0* N/Q* N/Q* N/Q* N/Q* N/Q* N/Q* N/Q* Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() 0 0.u//YV/V/Z R0 K// R0 K// 0.u//YV/V/Z 0.u//YV/V/Z RII R/0/RE/V/ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ VQ V V V V V V V V V V V R R0 VP VREF L 0 0 KE KE0 * 0* K*/RFU K0 K*/RFU K/RFU K0* K/RFU 0 0/P / * R* WE* N N/TET N OT OT0 (0) () () () () () () () Q(0) Q() Q() Q() Q() Q() Q() Q() Q*(0) Q*() Q*() Q*() Q*() Q*() Q*() Q*() M0/Q M/Q0 M/Q M/Q M/Q M/Q M/Q M/Q M/Q Q Q* N/Q* N/Q0* N/Q* N/Q* N/Q* N/Q* N/Q* N/Q* N/Q* Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q() Q() Q() Q() Q() Q() Q() Q(0) Q() Q() Q()

17 R TERMTION HNNEL RVTT ecouple R TERMTION HNNEL RVTT E 0u/FP//V//m RV E E 0u/FP//V//m 0u/FP//V//m RV ecouple RVTT ecouple RV RVTT RVTT 0.u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z.u//YV/0V/Z.u//YV/0V/Z.u//YV/0V/Z.u//YV/0V/Z 0.u//YV/V/Z 0.u//YV/V/Z RV ecouple RVTT ecouple RV RVTT RV [0..] -[0..] KE[0..] M[0..] MOT_[0..] 0.u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z/X 0.u//YV/V/Z/X 0.u//YV/V/Z/X RV [0..] {0,} -[0..] {0,} KE[0..] {0,} M[0..] {0,} MOT_[0..] {0,} 0.u//YV/V/Z 0 0.u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z/X {0,} - {0,} -WE {0,} -R MOT_0 MOT_ MOT_ MOT_ M R / M R / M R / M R / M R / M R0 / M R / R / R / M0 R / M0 R / KE0 R / KE R / KE R / KE R / - R / - R / - R / -0 R / M M M M M 0 M R / R / R / R / R / R / R / R / R0 / R / R / R / R / R / RVTT MOT_[0..] [0..] -[0..] KE[0..] M[0..] MOT_[0..] {0,} [0..] {0,} -[0..] {0,} KE[0..] {0,} M[0..] {0,} {0,} -WE {0,} - {0,} -R RVTT M R / M R / M M R R / / M R / M R / M R0 / M R / M R / M R / M R / M R0 / M R / MOT_0 R / MOT_ R / MOT_ R / MOT_ R0 / R / 0 R / M0 R / M0 R / KE0 R0 / KE KE KE R R R / / / - R / - R / - R / -0 R / R / R / R / R0 / igabyte Technology RII TERMTOR P-Q.0F ize ocument Number Rev ustom ate: Wednesday, ugust 0, 00 heet of

18 PIELOT-N- colayout 0Φ Φ P-Q.0F PI EXPRE * igabyte Technology ustom Wednesday, ugust 0, 00 ize ocument Number Rev ate: heet of EXP TXP[0..] EXP TXN[0..] EXP TXP0 EXP TXN0 EXP TXP EXP TXP EXP TXP EXP TXP EXP TXP EXP TXP EXP TXP EXP TXP EXP TXP0 EXP TXP EXP TXP EXP TXP EXP TXP EXP TXP EXP TXN EXP TXN EXP TXN EXP TXN EXP TXN EXP TXN EXP TXP EXP TXN EXP TXN EXP TXN EXP TXN0 EXP TXN EXP TXN EXP TXN EXP TXN EXP TXN EXP TXP EXP TXP EXP TXN EXP TXP0 EXP TXP EXP TXP EXP TXN EXP TXP EXP TXP0 EXP TXN EXP TXN EXP TXP EXP TXP EXP TXN EXP TXN0 EXP TXP EXP TXN EXP TXN0 EXP TXP EXP TXN EXP TXP EXP TXN EXP TXP EXP TXN EXP TXP EXP TXP EXP TXN EXP TXN EXP TXN EXP TXN EXP TXN EXP TXP EXP RXP[0..] EXP RXN[0..] EXP RXP EXP TXP EXP TXP EXP TXN EXP TXP EXP RXP EXP TXN EXP RXP EXP RXN EXP_EN_HR EXP TXP EXP TXN EXP TXP EXP TXN0 EXP TXP EXP RXP EXP TXN EXP RXP EXP RXN EXP RXN EXP TXN MLK EXP TXN EXP TXN EXP TXP EXP RXN0 EXP RXP EXP RXN EXP RXP EXP TXN EXP TXP -PIE_RT EXP RXN EXP RXN EXP TXP EXP TXN0 -PIE_RT EXP TXN EXP TXN EXP RXN EXP RXP EXP TXN EXP RXP EXP TXP EXP TXP EXP TXP EXP RXP EXP RXN EXP TXN EXP RXP EXP RXN -PIE_WKE EXP RXN EXP TXP0 EXP TXN EXP RXP0 EXP RXN EXP RXN EXP TXP EXP RXP EXP RXP EXP RXP0 EXP RXN EXP RXP EXP TXN EXP TXP EXP RXN0 VO_LLK MT EXP TXP0 EXP RXN VO_LT -PE_WKE {} EXP TXP[0..] {} EXP TXN[0..] {} EXP RXP[0..] {} EXP RXN[0..] {} RLK_IO {} -PIE_RT {,,} EXP_EN_HR {} VO_LT {} MT {,,0,,,,,,} VO_LLK {} -RLK_IO {} MLK {,,0,,,,,,} VUL V V V V V 0.u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z 0 0.u//YV/V/Z 0 0.u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z 0 0.u//YV/V/Z 0.u//YV/V/Z p//npo/0v/j 0.u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z IO_* KEY PIE PI-E/X-P/U-/PULLPUH V V RV MLK MT.V JT.VUX WKE* PRNT* V V JT JT JT JT.V.V PWR RV HOP0 HON0 PRNT* REFLK REFLK- HIP0 H0 HOP HON HOP HON HOP HON RV PRNT* RV HIP H HIP H HIP H RV HOP HON HOP HON HOP HON HOP HON PRNT* HOP RV HIP H HIP H HIP H HIP H HON HOP HON HOP0 HON0 HOP HON HOP HON HOP HON HOP HON HOP HON PRNT* RV RV HIP H HIP H HIP0 H0 HIP H HIP H HIP H HIP H HIP H 0.u//YV/V/Z 0.u//YV/V/Z E 0u/FP//V//m E 0u/FP//V/ 0.u//YV/V/Z 0.u//YV/V/Z E 0u//V//m/X 0 0.u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z 0 0.u//YV/V/Z 0 0.u//YV/V/Z 0.u//YV/V/Z 0 0.u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z PIE_V PW/*/K/O/P/.0/V/N/OH V V 0.u//YV/V/Z 0 0.u//YV/V/Z 0.u//YV/V/Z 0 0.u//YV/V/Z 0 0.u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z 0 0.u//YV/V/Z 00 0.u//YV/V/Z

19 IH 0p//NPO/0V/J/X U0 IH {} -PIRT 00p//NPO/0V/J/X {,} PR {,} -EVEL {} IH R0 / {,} -IRY {,,} -PIPME {,} -ERR {,} -TOP {} -PLOK {,} -TRY {,} -PERR {,} -FRME _HET {,} -NT0 {} -NT -NT {} -NT {} -REQ0 {} -REQ {} -REQ {,} -REQ {} -PIRQ {} -PIRQ {,} -PIRQ {} -PIRQ {} -PIRQE {} -PIRQF {} -PIRQ {} -PIRQH {,} ERIRQ PR -EVEL IH -PIRT_F -IRY -PIPME -ERR -TOP -PLOK -TRY -PERR -FRME -NT0 -NT -NT -NT -REQ0 -REQ -REQ -REQ -PIRQ -PIRQ -PIRQ -PIRQ -PIRQE -PIRQF -PIRQ -PIRQH ERIRQ VUL_IH _OOLER 0 E E E E F0 F U0 IH PR EVEL# PILK PIRT# IRY# PME# ERR# TOP# PLOK# TRY# PERR# FRME# NT0# NT#/PIO NT#/PIO NT#/PIO REQ0# REQ#/PIO0 REQ#/PIO REQ#/PIO PIRQ# PIRQ# PIRQ# PIRQ# PIRQE#/PIO PIRQF#/PIO PIRQ#/PIO PIRQH#/PIO ERIRQ R PI Interrupt Interface OF IHR-0/QM R0 _HET/[P-0000-R_P-0000-R]/X /E0# /E# /E# /E#.K//X -NT.K//X -PIPME E F E E E F 0 E E F E F F F E 0 _ _ -_E0 -_E -_E -_E razy ool/[p-00-0r_p-00-0r_p-00-0r] _[0..] -_E0 {,} -_E {,} -_E {,} -_E {,} E_P -UP0 E_P UP0 E_P0 -UP E_P UP E_P -UP E_P UP E_P -UP E_P UP E_P -UP E_P UP E_P -UP E_P UP {} MI_0TXN {} MI_0TXP {} MI_0RXN {} MI_0RXP _[0..] {,} {} MI_TXN {} MI_TXP {} MI_RXN {} MI_RXP {} MI_TXN {} MI_TXP {} MI_RXN {} MI_RXP {} MI_TXN {} MI_TXP {} MI_RXN {} MI_RXP {} -RLK_IH {} RLK_IH {} PIE_0 {} PIE_IP0 {} PIE_ON0 {} PIE_OP0 {} PIE_ {} PIE_IP {} PIE_ON {} PIE_OP {} PIE_ {} PIE_IP {} PIE_ON {} PIE_OP {} PIE_ {} PIE_IP {} PIE_ON {} PIE_OP {} ML_ {} ML_IP {} ML_ON {} ML_OP {0} M_ {0} M_IP {0} M_ON {0} M_OP MI_0TXN MI_0TXP MI_0RXN MI_0RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP MI_TXN MI_TXP MI_RXN MI_RXP _ -RLK_IH RLK_IH E_P -UP E_P UP E_P0 -UP E_P UP 0.0u//X R0.// 0.U//YV/V/Z 0.U//YV/V/Z 0.U//YV/V/Z 0.U//YV/V/Z 0.U//YV/V/Z 0.U//YV/V/Z 0.U//YV/V/Z 0.U//YV/V/Z 0.U//YV/V/Z 0.U//YV/V/Z 0.U//YV/V/Z 0.U//YV/V/Z 0.0u//X U U T T W W V V Y Y R R N N M M L L K K J J H H F F E E E E0 E 0 0 FOR MRVELL LNE MI0RXN MI0RXP MI0TXN MI0TXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MI_IROMP MIOMPI MI_LKN MI_LKP PERn PERp PETn PETp PERn PERp PETn PETp PERn PERp PETn PETp PERn PERp PETn PETp PERn PERp PETn PETp PERn/LN_RXN PERp/LN_RXP PETn/LN_TXN PETp/LN_TXP LN_LK LN_RTYN LN_RX0 LN_RX LN_RX LN_TX0 LN_TX LN_TX MI PI Express LN IHR-0/QM U UP0N UP0P UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP O0# O#/PIO0 O#/PIO O#/PIO O#/PIO O#/PIO O#/PIO0 O#/PIO O# O# URI# URI LK OF H H H H J J K K K K L L M M M M N N F H H E F E E -UP0 UP0 -UP UP -UP UP -UP UP -UP UP -UP UP -UP UP -UP UP -UP UP -UP UP -UO_F -UO_R R0.// ULK 0p//NPO/0V/J/X -UP0 {} UP0 {} -UP {} UP {} -UP {} UP {} -UP {} UP {} -UP {} UP {} -UP {} UP {} -UP {} UP {} -UP {} UP {} -UP {} UP {} -UP {} UP {} -UO_F {} -UO_R {} ULK {} igabyte Technology IH-PI, MI, LN, U P-Q.0F ize ocument Number Rev ate: Wednesday, ugust 0, 00 heet of

20 Y Y P//NPO/0V/J RN R.K/PR/.K/ U0 IH -MLRT M_I R0.K/ -Z_ET -LKLERT PIO -LRQ0 PIO0 F PIO -Z_ET {0,} R0.K//X MLK M_I {} -LRQ0 -LRQ LRQ0# PIO E PIO {} R0.K//X OVER_WRITE MLK0 K_PWR L0 LRQ#/PIO PIO OVER_WRITE {} R.K//X -LPPME {} L0 F L FWH0/L0 PIO F -PI_WP0 -LPPME {} {} L F ER 0/ RN0 VUL L FWH/L PIO -PI_WP0 {} PIO M_I {} L E.K/PR/ R.K//X L FWH/L PIO M_I MLK {} L E -LFRME FWH/L PIO RM MT M_I {} -LFRME FWH/LFRME# PIO0 R.K/ M_I -UTT PIO H M_I -PIE_WKE M_I0 PIO H PIO {} R.K//X PIO PIO {} Z_ITLK R / PIO M_I0 PO {0} Z_ITLK F RN R.K//X M_I0 {} R / H_IT_LK PIO {0} -Z_RT F.K/PR/ H_RT# -LPPME {0} Z_0 E H_0 0p//NPO/0V/J/X IH_THEM -RI PIO {0} Z_ H R 0/ Z_ H_ THRM# IH_VRMPWR -THERM {} R0.K/ M_I0 {0} Z_ H H_ VRMPWR IH_VRMPWR {} R.K//X -IHYN -Y_RT _O {0} Z_ -IHYN {} _O H_I MH_YN# E0 R.K/ R0 / PWRTW _Y {0} Z_OUT H R.K/ PWRTW {} R / _Y H_OUT PWRTN# -RI {0} Z_YN H0 -RI {} IHLK H_YN RI# -UTT {} IHLK LK U_TT#/LPP TP E ULK -LN_RT R0 0//X ULK TP -RMRT {,,} F -Y_RT IH_TP0 R.K/ Y_REET# -Y_RT {,,,,} F -PFMRT PO R.K/ -PFMRT {} Y PLTRT# H H -PIE_WKE PIO R.K/ R Y RTX WKE# PWROK -PIE_WKE {,,} H ER 0/.K/ RTX PWROK PWROK {,,,} -RMRT IH_LP_M- R.K/ RMRT# -RMRT {,,} RV_OV R.K//X -MLRT F F -LP_ -LP_ {,,} MLK MLERT#/PIO LP_# -_ RV_OV PIO {,,,,,,,,} MLK H R 00K//X R.K/ -_ {,} MT MLK LP_# PWROK VUL_IH {,,,,,,,,} MT MT R 0//X R.K//X LP_# IH_LP_M- R LP_M# H PO.K//X RM RM.K//X _TTE#/PIO F K_PWR RM.K//X K_PWR K_PWR {} F -LN_RT RV_OV R.K//X LN_RT# VUL_IH R / -RTRT {} IH_PI_MOI IH_PI_MIO PI_MOI RTRT# -THRMTRIP {} IH_PI_MIO -THRMTRIP {} -IH_PI_ R / PI_MIO THRMTRIP# {} -IH_PI_ -IH_PI_ PI_0# LPWROK PIO {} -IH_PI_ PI_# QRT_TTE0/PIO 0 PIO {} H/W REET R / PIO {,} -RT_TN {} IH_PI_LK PI_LK QRT_TTE/PIO PIO {} Q0 Q0 R K//X MMT/OT/00m/0 MMT/OT/00m/0 VUL_IH R0 K/ 0 R R R TP H0 MLK 0//X 0/ 00K/ TP0 TP MLK E E MLK0 PIO OT OT TP TP MLK0 PWROK {,,,} H -LKLERT TP TP LKLERT# TP TP MH_LPWROK {,} E RV_OV R TP IH_TP0 TP LPIO/PIO RV_OV RV_OV {} E F0 K/ u//yv/0v/z u//yv/0v/z/x RV_OV {} PKR TP0 LPIO/PIO0 RV_OV {} PKR F H TVRMEN PKR LPIO/PIO PIO RV_OV {} VUL PIO IH_LN00LP TVRMEN LPIO0/PIO LN00_LP TRUER# F R0 M/ RTV {,} FOR IHR POWER ON 瞬間會 HIH 到.V 之後 0V, 必須 PULL OWN K/ X-HT HW/0.*.0*. R 0M/ X.K/.p/0ppm/TF/K/ P//NPO/0V/J TTERY-UL- T T-K/K/P///F N PI M RT UIO LP MI IHR-0/QM TTERY R0 R0 R 必須放在 T 外 -RTRT ystem Mgnt. Power Mgnt. eneral Purpose I/O of T/OT/00m VUL VTT R K/ VT R 0K/ R 0K/ 0 u//yv/0v/z VT {} LEN MO : P,0 IH_LN00LP RTV R 0K/ TVRMEN -RTRT u//yv/0v/z VUL MLK MLK0 R.K//X PIO R K//X RTV {,} R R 0//X 0//X MT MLK T/OT/00m/X -RLTH {} Q MMT/OT/00m/0/X R OT.K//X {,} -PROHOT R.K/ VUL_IH R.K/ R OT R.K/ IH_THEM OT Q0 MMT/OT/00m/0 0//X Q MMT/OT/00m/0 igabyte Technology IH PIO, TRL P-Q.0F ize ocument Number Rev ate: Wednesday, ugust 0, 00 heet 0 of

21 P-Q.0F IH- T, FN TRL igabyte Technology ustom Wednesday, ugust 0, 00 ize ocument Number Rev ate: heet of TRXP TTXN TTXP TRXP T0RXP TTXN RLK_T TRXN T0TXN TRXN TRXP T0RXN T0TXP TTXN -RLK_T TTXP L_LK TTXP TRXN -TLE IH_FN_PWM0 IH_FN_PWM IH_FN_PWM IH_FN_TH0 IH_FN_TH IH_FN_TH PEI L_T -L_RT 0TE -0M TETHI -NE -FWHIT -HIT TR -FERR NMI -KRT -MI PUPWROK TTXN TRXP TRXP T0RXN TRXN T0TXN T0TXP TTXP T0RXP T0TXN TTXP T0RXP T0TXP TTXN T0RXN TRXN TP ERIRQ -KRT TP 0TE TTXP TTXN TRXP TRXP TTXN TTXP TRXN TRXN _OV _OV _OV VORE_OV VORE_OV PIO _OV VORE_OV _OV VORE_OV VORE_OV VORE_OV VORE_OV VORE_OV _OV VORE_OV VORE_OV VTT_MH_OV VORE_OV TP TP VORE_OV _OV _OV TTXP TRXN TRXN TRXP TRXP TTXN TTXN TTXP TTXN TRXP TTXP TRXN TRXP TTXN TTXN TRXP TRXN TRXN TTXP TTXP TTXP TTXN TRXP TTXP TTXN TRXP TRXN TRXN TRXP TTXP TRXN TTXN IH_FN_TH0 IH_FN_TH IH_FN_TH L_LK {} RLK_T {} -TLE {} -RLK_T {} IH_FN_TH0 {} IH_FN_PWM0 {} TR {} TETHI {} -KRT {} -HIT {} -NE {} -0M {} NMI {} -TPLK {} -FERR {} PEI {,} 0TE {} L_T {} -L_RT {} PUPWROK {} -MI {} ERIRQ {,} IH_FN_PWM {} IH_FN_TH {} TTL {,} _OV {} _OV {} _OV {} VORE_OV {} VORE_OV {} VORE_OV {} VORE_OV {} VORE_OV {} VTT_MH_OV {} IH_FN_PWM {} IH_FN_TH {} _ VL 0 0.0u//XR/V/K 0.0u//XR/V/K 0.0u//XR/V/K R.K/ 0.0u//XR/V/K 0.0u//XR/V/K R.K/ R.K///X 0.0u//XR/V/K 0.0u//XR/V/K R.K/ R // RN.K/PR/ 0.0u//XR/V/K R.K/ R0.K//X 0 0.0u//XR/V/K R.K// 0.0u//XR/V/K 0.0u//XR/V/K 0.0u//XR/V/K R0.K/ R.K//X 0.0u//XR/V/K R.K//X 0.0u//XR/V/K R.K//X 0.0u//XR/V/K TII_ T//YL/H/P/V////T R.K//X RN.K/PR//X 0.0u//XR/V/K TX0 TX0- RX0- RX0 RX RX- TX- TX TX0 TX0- TX0- RX0- RX0 RX RX- TX- TX TII T//YL/H/P/V////T u//YV/V/Z 0.0u//XR/V/K TX0 TX0- RX0- RX0 RX RX- TX- TX TII0_ T//YL/H/P/V////T 0 R0.K//X 0.0u//XR/V/K R 0/ 0.0u//XR/V/K 0.0u//XR/V/K 0 TP R.// OF T HOT IH Fan peed ontrol ontroller Link be ontroller U0 IHR-0/QM F F E E H 0 F E E F F H H W W Y Y U U T T V V 0 R R F 0 E 0 H F0 0 F F LN_OMPO LN_OMPI L_LK L_T L_VREF L_RT# PWM0 PWM PWM TH0/PIO TH/PIO TH/PIO TH/PIO T LOK/PIO LO/PIO TOUT0/PIO TOUT/PIO T0RXP T0RXN T0TXN T0TXP TRXN TRXP TTXN TTXP TRXP TRXN TTXP TTXN TRXN TRXP TTXN TTXP TRXN TRXP TTXP TTXN TRXN TRXP TTXN TTXP T_LKN T_LKP TLE# TRI# TRI T0P/PIO TP/PIO TP/PIO TP/PIO TP TP 0TE 0M# PULP# NE# IT_V# IT# TR FERR# NMI R# MI# TPLK# PEI PUPWR/PIO TLKREQ#/PIO 0.0u//XR/V/K R.// 0.0u//XR/V/K 0.0u//XR/V/K 0.0u//XR/V/K R 0/

22 L NME NO LN VccL 0 de-p VccL_ Vcc_ VccL_ VccLN_ VccLN_ VccLNPLL VccLN_0 VccLN_ de-p Vcc_ Vcc_ Vcc_ N/ P-Q.0F IH-PWR & igabyte Technology Wednesday, ugust 0, 00 ize ocument Number Rev ate: heet of MIPLL L_0 U_ TPLL MI VREF_U MIPLL LN_0 LNPLL L_ VREF RTV {0,} VTT_MH _0 _ VUL_IH _ V VUL VL VL _ VUL_IH VUL_IH VUL VUL VUL_IH VUL_IH _ 0.u//YV/V/Z u//yv/0v/z Q MK/OT/0. 0.u//YV/V/Z/X 0.u//YV/V/Z/X 0.u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z R 00// 0.u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z 0.0u//YV/V/Z L uh//00m/0.0//x 0.u//YV/V/Z U//YV/0V/Z 0.u//YV/V/Z RN 0/PR//X 0 0.u//YV/V/Z/X OF U0FIH IHR-0/QM R R R R R R R T T T T T T T T T T T T T U U U U U U U U U U V V V V V V W W Y Y Y E E E E E E E0 E F F H H H H H H 0 E E E E E F F F F F F F 0 H H H H H H H J J J J J K K K K K L L L L L L L M M M M M M M M M M N N N N N N N N N N N N N P P P P P P P P R H F P F _00 _0 _0 _0 _0 _0 _0 _0 _0 _0 _ _00 _00 _00 _00 _00 _00 _00 _00 _00 _0 _0 _0 _0 _0 _0 _0 _0 _0 _00 _0 _0 _0 _0 _0 _0 _0 _0 _0 _00 _0 _0 _0 _0 _0 _0 0 _0 _00 _0 _0 _0 _0 _0 _0 _0 _0 _0 _00 _0 _0 _0 _0 _0 _0 _0 _0 _0 _00 _0 _0 _0 _0 _0 _0 _0 _0 _0 _00 _0 _0 _0 _0 _0 _0 _0 _0 _0 _00 _0 _0 _0 _0 _0 _0 _0 _0 _0 _00 _0 _0 _0 _0 _0 _0 _0 _0 _0 0 R0 0//HT/X 0 0.0u//X 00 0.u//YV/V/Z OT Q0 MMT/OT/00m/0 0.u//YV/V/Z/X 0.u//YV/V/Z/X 0.u//YV/V/Z L uh//00m/0.0//x u//yv/0v/z R 0/ TP OT Q00 MMT/OT/00m/0 0.u//YV/V/Z 0.0u//X 0 0.u//YV/V/Z R0 0/ 0.U//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z/X L uh//00m/0.0//x 0.u//YV/V/Z 0.u//YV/V/Z 0.0u//X 0 0.u//YV/V/Z/X IH OF U0 U0E IHR-0/QM Y E F H P F 0 F0 J J J K K K L L L M M N N N P P P P R R R R R T T U U U V V W W W Y Y Y Y E E T U U V V V W W W U V W Y F L L M M W Y E F H L L L L L L M M P P T T U U V V V V V V E P F 0 E0 F F N N P P P P P R R R R R 0 F J 0 J VREF VREF_us Vcc Vcc Vcc Vcc 0 VccL_ VccusH VccH Vcc Vcc Vcc Vcc VccUPLL VccTPLL VccMIPLL VccLNPLL Vccus VccL 0 VccL VccLN 0 VccLN VccLN VccLN Vcc 0 Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc 0 Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc 0 Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc 0 Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc VccMI_0 VccMI_ Vcc Vcc Vcc Vcc Vcc Vcc 0 Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc 0 Vcc Vcc Vcc Vcc Vcc VccLN_0_0 VccLN_0_ Vcc 0 Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc_0_0 Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_0 Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_0 Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ Vcc_0_ V_PU_IO_0 V_PU_IO_ VccLN_ Vcc Vcc 0 Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc 0 Vcc VccLN 0 VccLN Vccus 0 Vccus Vccus Vccus Vccus Vccus Vccus Vccus Vccus Vccus Vccus 0 Vccus Vccus Vccus Vccus Vccus Vccus VccRT Vccus_0_0 Vccus_0_ VccL_0 Vccus 0 Vccus Vcc R 0//HT/X 0.u//YV/V/Z 0.u//YV/V/Z R // 0.u//YV/V/Z E 00uF/FP//V/ 0.u//YV/V/Z 0.u//YV/V/Z 0.0u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z TP 0U//YV/0V/Z 0U//YV/0V/Z U//YV/0V/Z

23 LK EN K0 VUL {} PULK {} -PULK {} MHLK {} -MHLK {} OTLK {} -OTLK {} RLK_T {} -RLK_T {} PIE_LK0 {} -PIE_LK0 {} RLK_IO {} -RLK_IO PIE_LK -PIE_LK PULK -PULK MHLK -MHLK OTLK -OTLK RLK_T -RLK_T PIE_LK0 -PIE_LK0 RLK_IO -RLK_IO PIE_LK -PIE_LK FEL EL=,Mhz from /,TLK from / EL=0,TLK from /,PIELK from / FOR KV R 0/ R //X _MLK _MLK {} FOR p//npo/0v/j X.M/p/0ppm/U/0/ PIET PIE- RLK_IH R 0/ {} RLK_IH MLK {,,,0,,,,,} -RLK_IH R 0/ PIET LK {} -RLK_IH PIE- T MT {,,,0,,,,,} RLK_MH R 0/ UFFER_V {} RLK_MH -RLK_MH R 0/ PIET M_ {} -RLK_MH 0 R //X PIE- Mhz_0 M_ {} 00p//NPO/0V/J/X RLK_IO R 0/ Mhz_ {} RLK_IO -RLK_IO R 0/ PIET {} -RLK_IO 00p//NPO/0V/J/X PIE- LK_T0 VUL 0.u//YV/V/Z 0.u//YV/V/Z RLK_LN R 0/ O_0** LK_T {} RLK_LN 0.u//YV/V/Z -RLK_LN R 0/ PIET O_** {} -RLK_LN 0 PIE- F RLK_M R0 0/ P_K {0} RLK_M R0 / -RLK_M -P_K PIE_LK {} R0 0/ PIET 0/// {0} -RLK_M R 0/ R / PIE- REET_#/REET# -Y_RT {,0,,,} UFFER_V -PIE_LK {} R K/ U Vtt_Pwrd/P#/WOL_TOP# 0 K_PWR {0} R 0/ **RLTH -_ {0,} PLK0 R / PILK0 PIE_LK {} PLK0 LP R / EL PILK0 -PIE_LK R_T V {} LP 0.u//YV/V/Z/X *EL/PILK_X R_ R / R // {} PIE_LK PLK R / PILK PILK_X PIEXT0 IREF {} PLK R / {} -PIE_LK R0 / F PILK PIEX0 P_K {} TPMLK -RLTH {0} LK R / F F/PILK UFFER_V PIEXT -P_K {} LK IH R / F FL/PILK V PIEX {} IH {,,,0,,,,,} MLK 0 LPLK R / F FL/PILK LK {} LPLK {,,,0,,,,,} MT ULK R / FL/U_ T V {} ULK IHLK R / {0} IHLK 0 REF0 I00FLF/OP P_K R //X PIE_LK -P_K R //X -PIE_LK KV {} FEL R00 R0 RN 0/PR/ R 0//X R 0//X R0 0/ R 0/ R 0/ R 0/ R 0/ R 0/ R 0/ R 0/.K/.K//X EL R K/ F U TT/PIET T/PIE- PUT0 PU0- PUT PU- OTT/TT OT/T- 0 PIET0 PIE0- PIET PIE- ILPRLF-T/TOP VPI0 VPI V VMhz VPIEX VI/O VPU VREF VT/VT_T V/.Mhz X X 0 Trusted Mode KV KV 0 0.u//YV/V/Z 0.u//YV/V/Z p//npo/0v/j R.K//X 0.u//YV/V/Z/X IHLK PLK0 PLK IH LP ULK VUL 0 0.u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z 0.u//YV/V/Z 0p//NPO/0V/J/X 0p//NPO/0V/J/X 0p//NPO/0V/J/X 0p//NPO/0V/J/X 0p//NPO/0V/J/X 0p//NPO/0V/J/X F 0/// R R 0/ K/ {} FEL0 F {} FEL R 0/ R K/ F F overclocking R.K/ LPLK LK 0 0p//NPO/0V/J/X 0p//NPO/0V/J/X R.K//X R K//X KV Q MMT/OT/00m/0/X OT KV R K//X {} LK_T0 {} LK_T LK_T0 R LK_T R.K/.K/ PIE_LK -PIE_LK PIE_LK -PIE_LK R.K//X Q MMT/OT/00m/0/X OT R0.// R.// R.// R.// Q MMT/OT/00m/0/X OT Q MMT/OT/00m/0/X OT igabyte Technology K0 LK EN P-Q.0F ize ocument Number Rev ustom ate: Wednesday, ugust 0, 00 heet of

24 V E 00uF/FP//V/ {,,,0,,,,,} MLK {,,,0,,,,,} MT R.K//X {} XPE_PRNT- {0,,} -PIE_WKE MLK MT VUL R {} PIE_OP0.K/ {} PIE_ON0 R 0//X V -PIE_WKE 0 PIE V V RV MLK MT.V JT.VUX WKE* RV HOP0 HON0 PRNT* IO_* KEY PRNT* V V JT JT JT JT.V.V PWR REFLK REFLK- HIP0 H0 0 V -PIE_RT R0 0//HT/X PIE_IP0 {} PIE_0 {} -PIE_RT {,,} RLK_IO -RLK_IO -PIE_RT 00p//NPO/0V/J/X RLK_IO {} -RLK_IO {} {} PIE_OP {} PIE_ON {} PIE_OP {} PIE_ON {} PIE_OP {} PIE_ON 0 0 HOP HON HOP HON HOP HON RV PRNT* RV HIP H HIP H HIP H RV 0 0 PIE_IP {} PIE_ {} PIE_IP {} PIE_ {} PIE_IP {} PIE_ {} VUL E 000U//.V//0m/X 0.u//YV/V/Z/X V 0.u//YV/V/Z/X 0.u//YV/V/Z/X 0.u//YV/V/Z/X 0.u//YV/V/Z/X 0 0.u//YV/V/Z/X 0.u//YV/V/Z/X PRNT* PI-E/X-P/U/RIHT PUH IYTE ORP. PI EXPRE X PORT ize ocument Number Rev ustom P-Q.0F ate: Wednesday, ugust 0, 00 heet of

25 Place close to PI PI, LOT -REQ0/-NT0/ -REQ/-NT/ P-Q.0F PI LOT,, igabyte Technology ustom Wednesday, ugust 0, 00 ize ocument Number Rev ate: heet of _[0..] -EVEL -TRY -IRY -TOP -PIRT -PIRQ -PIRQE -PIRT -PIPME _0 -_E _0 -_E -FRME -IRY -TRY -EVEL -TOP -PLOK PI_0 PI_ -ERR PR -_E 0 -_E0 0 -PIRQ _ -PI_REQ -K PI_ PI_0 PR -PIRQ PTK -FRME -PLOK -ERR -PERR -PERR -PIRQ -REQ -PTRT PTM -PIRQ -PIRQ -PIRQ -PI_REQ -K -PI_REQ PTM -_E _ -_E _ PLK0 _ -FRME _ -TOP _ PTM _ -_E _0 _ -PIRQ -PTRT _ -PERR _ PR -EVEL -REQ0 _ -NT0 -PIRT _0 -ERR -PI_REQ -_E0 -PIRQE -TRY _0 _ -PIRQ PTK _0 PI_0 _ PI_ -IRY -PLOK -PIRQ -K _ -PTRT PTK -REQ -REQ -REQ0 -PIRQE -PIRQ -PIRQH -PIRQF PLK0 {} -PIRT {} _[0..] {,} -REQ0 {} -_E {,} -_E {,} -IRY {,} -EVEL {,} -PLOK {} -ERR {,} -_E {,} -FRME {,} -TRY {,} -TOP {,} PR {,} -_E0 {,} PLK {} -REQ {} -NT {} -NT0 {,} -PIRQE {} -PIRQ {} -PIRQ {,} -PIPME {,,} MT,0,,,,,} MLK,,0,,,,,} PR {,} -PIRQ {} -PERR {,} -PIRQ {} -REQ {,} -PIRQ {} -PIRQ {} -PIRQ {,} -REQ {} -REQ {} -REQ0 {} -PIRQE {} -PIRQ {} -PIRQH {} -PIRQF {} -V V VUL -V V VUL PI PI/0/P/IV/V TRT V TM TI V T T V REERVE V REERVE.V_UX RT V NT PME 0.V IEL.V 0.V FRME TRY TOP.V ONE O PR.V /E0.V 0 V REQ V V -V TK TO V V T T PRNT REERVE PRNT REERVE LK REQ V.V /E.V /E IRY.V EVEL LOK PERR.V ERR.V /E 0.V V K V V RN.K/PR/ PI PI/0/P/IV/V TRT V TM TI V T T V REERVE V REERVE.V_UX RT V NT PME 0.V IEL.V 0.V FRME TRY TOP.V ONE O PR.V /E0.V 0 V REQ V V -V TK TO V V T T PRNT REERVE PRNT REERVE LK REQ V.V /E.V /E IRY.V EVEL LOK PERR.V ERR.V /E 0.V V K V V RN.K/PR/ R 0//HT/X p//npo/0v/j RN.K/PR/ RN.K/PR/ RN0.K/PR/ RN.K/PR/ RN.K/PR/ R 0//HT/X R.K/

26 L : - ( X X ) H : - ( X X ) PIE* For Vih level consideration PIE* PIE* P-Q.0F PIE_,, igabyte Technology Wednesday, ugust 0, 00 ize ocument Number Rev ate: heet of -PE_WKE MLK MT W_EL MLK MT -PE_WKE -PIE_RT -PIE_RT PIE_IP0 PIE_0 PIE_IP0 PIE_0 W_EL MLK -PE_WKE MT PIE_ON W_EL PIE_OP PIE_ON0 PIE_IP PIE_ PIE_IP PIE_OP0 PIE_OP PIE_0 PIE_IP0 PIE_ PIE_ON PIE_LK -PIE_LK -PIE_LK PIE_LK PIE_ON PIE_OP PIE_ON PIE_OP PIE_OP PIE_ON PIE_OP PIE_ON PIE_ PIE_IP PIE_ PIE_IP PIE_ PIE_IP PIE_IP PIE_ PIE_OP0 PIE_ON0 PIE_OP0 PIE_ON0 PIE_OP0 MT {,,,0,,,,,} PIE_IP0 -PIE_LK0 {} PIE_ON0 -PIE_WKE {0,,} MLK {,,,0,,,,,} PIE_0 -PE_WKE {} PIE_LK0 {} -PIE_RT {,,} PIE_LK {} MLK {,,,0,,,,,} PIE_ON0 -PIE_RT {,,} PIE_OP0 PIE_IP0 -PIE_WKE {0,,} -PIE_LK {} MT {,,,0,,,,,} -PE_WKE {} PIE_0 PIE_IP PIE_ PIE_0 PIE_IP0 XPE_PRNT- {} -PIE_WKE {0,,} MLK {,,,0,,,,,} PIE_ON0 PIE_LK {} -PIE_LK {} PIE_OP0 -PIE_RT {,,} MT {,,,0,,,,,} -PE_WKE {} PIE_IP0 PIE_0 PIE_OP {} PIE_OP0 PIE_IP0 PIE_ON {} PIE_OP {} PIE_ {} PIE_IP {} PIE_IP {} PIE_ON {} PIE_ {} PIE_ON0 PIE_0 PIE_LK {} -PIE_LK {} PIE_LK {} -PIE_LK {} PIE_ON {} PIE_OP {} PIE_ON {} PIE_OP {} PIE_OP {} PIE_ON {} PIE_OP {} PIE_ON {} PIE_ {} PIE_IP {} PIE_IP {} PIE_ {} PIE_IP {} PIE_ {} PIE_IP {} PIE_ {} PIE_ON0 PIE_OP0 PIE_ON0 PIE_OP0 OVER_WRITE {0} V V VUL V _ VUL V V _ VUL V V U0 PIPIEZHE[0T-000-0R] V V V V V V V V EL P R 0//X R 0K/ R 0//X KEY IO_X PIE_ PI-E/X-P/K/OL 0 0 V V V V RV MLK MT.V JT.VUX WKE* RV HOP0 HON0 PRNT* PRNT* JT JT JT JY.V.V PWR REFLK REFLK- HIP0 H0 R K//X R 0//HT/X KEY IO_X PIE_ PI-E/X-P/K/OL 0 0 V V V V RV MLK MT.V JT.VUX WKE* RV HOP0 HON0 PRNT* PRNT* JT JT JT JY.V.V PWR REFLK REFLK- HIP0 H0 0.u//YV/V/Z/X R 0K//X U PIPIEZHE[0T-000-0R] V V V V V V V V EL P KEY IO_X PIE_ PI-E/X-P/K/OL 0 0 V V V V RV MLK MT.V JT.VUX WKE* RV HOP0 HON0 PRNT* PRNT* JT JT JT JY.V.V PWR REFLK REFLK- HIP0 H0 0.u//YV/V/Z 0.u//YV/V/Z 0.U//YV/V/Z 0.U//YV/V/Z 00P//N/0V/X 00P//N/0V/X 0.U//YV/V/Z R 0/ 0.u//YV/V/Z R K/ R 0//HT/X R 0//HT/X 0P//N/0V/X E 000u//.V//m/X U//YV/V/Z/X R 0/ 0P//N/0V/X R 0//X 0.U//YV/V/Z U//YV/V/Z/X 0.U//YV/V/Z 0.u//YV/V/Z E 0u/FP//.V/ R 0//X 0.U//YV/V/Z R 0/

27 et -PIRT from Enhance O. mode to Push-Pull Mode / R -RT_TN {} -IO_PI_ P == HIH ual IO Enable == LOW ual IO isbale TR-:Low PI flash enable RT-:Low PI flash FOR O For ITE ual IO R0 0//X TR- RT- TR#/JP R 0/ RT#/JP low:vi 0.V-0.V {} VTT_MH_OV R#/P R 0/ OUT/JP {} _V_OV /P {} FNIO FN_T {} FNPWM FN_TL {} FNIO 0 FN_T/P {} FNPWM FN_TL/P {} FNIO FN_T/P {} FNPWM R 0/ FN_TL/P {,} PWM_VI R0 0/ VI/P {,} PWM_VI VI/P IO_VI IO_VI VI/P IO_VI VI/P IO_VI0 VI/P 0 TURO VI0/P0 TURO TURO0 P TURO0 R 0/ P {} RV_OV R00 0//X P FN_T/P {} VTT_MH_OV I FN_T/P LK P/I P/K {} EEP- R.K/ R0 0//X P {} RV_OV R 0/ P0 {,} PWM_VI IO_PI_MIO R0 0//XP P 0 P/O {0,} -RT_TN REETON#/IRTX/P/E_N {,,} -PIE_RT R / PWROK R / ITE_PWROK PIRT#/P {,0,,} PWROK R0 / PWROK/P {,,0} -PFMRT R / PIRT#/P {} -PFMRT PIRT#/P -LPP {0} -PFMRT -PFMRT VI -LRQ0 LREET# {0} -LRQ0 LRQ# RN 0/PR/ IO_VI0 {,} PWM_VI0 IO_VI {,} PWM_VI IO_VI {,} PWM_VI IO_VI {,} PWM_VI {} - {} RI- {} T- {} TR- {} RT- {} R- {} TX {} RX {,} ERIRQ {0} -LFRME {} -KRT {} 0TE {} LP {} LPLK R0 LK I I R E_N R E_N {} _V_OV {} _V_OV {} _V_OV {} IO_PI_MOI {} IO_PI_LK {} -IO_PI_ {0} L[0..] //X / K//X K//X K//X //X R R //X R R R K//X K//X R R K/ LK L[0..] {} IO_PI_MIO {,} PWM_VI {} RV_OV {} VTT_MH_OV {} RV_OV IO_PI_MIO 0//X R0 0/ R0 0/ -LPP -LRQ0 -LPP PWROK L L L L0 R 0/ R -PIE_RT -PFMRT -PFMRT LK P P P0 P P P P P P P T#/P RI#/P #/P OUT/JP R# RT#/JP TR#/JP T# RI# # P P P P P P P P0 T# F# ERR# IT# L# K# ERIRQ LFRME# L0 L L L KRT#/P 0 PILK PIRT#/P0 LK ENEL# MTR# T/MI_/MTR# RV# PEI/MI_/RV# WT# IR# TEP# HEL# WTE# RT# TRK0# EX# WPT# P//N/0V/X R R K/ 0//X R 0/ R K/ R K/ R K/ R0 K/ {} FNPWM VTT_MH Only For Push-Pull Mode P[0..] TR- TR- RT- T- F- ERR- IT- L- K- U UY PE LT V0 V V V/TXP V V/VI V/VI V/PIRT# VREF TMP TMP TMP/O (-) RMRT#/IRRX/P PIRT#/P0 MLK/P MT/P KLK/P0 KT/P VW#/P0 PWROK/P U#/P PON#/P PNWH#/P PME#/P PWRON#P U#/P IRRX/P VT OPEN# H IRTX/P KH# R 0/ R 0/ ITF-/QFP R.K/ EL_ EL_ TURO TURO E_N 0.u//YV/V/Z WPT- {} EX- {} TK00- {} RT- {} WTE- {} IE- {} TEP- {} IR- {} WT- {} PEI {,} RV- {} TTL {,} MOTE- {} ENEL- {} V V R.K/ R.K/ R.K/ R.K/ PWOK R0 0/ R0 0/ R / -THERM EL_ R 0//X EL_ P[0..] {} T- {} F- {} ERR- {} IT- {} L- {} K- {} UY {} PE {} LT {} V0 {} V {} V {} PWOK {} V {} VI {,,} VI {,,} V {} VREF {} Y_TEMP {} PU_TEMP {,} PWM_TEMP {} -RMRT MLK {} MT {} KLK {} KT {} EL_ {} EL_ {} EL_ {} R.K/ VR_FN {} VT {0} -EOPEN {} V KH- {} {} TPMLK 0.u//YV/V/Z 0.0u//YV/V/Z I VUL 0.u//YV/V/Z 0 -RMRT {0,,} V R 0/ 0.u//YV/V/Z EL_ R0 V R 0.0U//Y/V/X -LFRME -PFMRT L L0 EL_ {} V 0.u//YV/V/Z R.K/.K/ 0.u//YV/V/Z RT- ==LOW PU FN 0% ==HIH 00% R.K//X R TURO0.K/ R.K/ R TURO RT u//YV/0V/Z.K//X R Q Q VUL -PFMRT -THERM PWOK -PON {,} -PWRTW {} -LPPME {0} PWRTW {0} -LP_ {0,,} R.K/ P//N/X PH/*0K/UL/./V/ 0//X TPM LLK LFRME# LREET# L L0 RV0 V LPP# N L L RV ERIRQ LKRUN# RV 0 0 OT IYTE TEHNOLOY PWOK THERM {} R 0/ L L ERIRQ -THERM {0} LK_T0 {} MMT/OT/00m/0 OT LK_T {} MMT/OT/00m/0 -PFMRT {0} 0.u//YV/V/Z.K//X RT- 0 N//X/0V/X ITE LP IO ize ocument Number Rev P-Q.0F ate: Wednesday, ugust 0, 00 heet of

Model Name: 965P-S3. Revision 3.3

Model Name: 965P-S3. Revision 3.3 Model Name: P- HEET TITE Revision. HEET TITE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET OM & P MOIFY HITORY OK IRM POWER MP P P P P MH-ROWTER_HOT MH-ROWTER_RII MH-ROWTER_PI E, MI MH-ROWTER_T V MH-ROWTER_ MH-ROWTER_PWR

More information

Model Name: 965P-S3. Revision 3.3

Model Name: 965P-S3. Revision 3.3 HEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: P- TITE Revision. HEET TITE OVER HEET OM & P MOIFY HITORY OK IRM POWER MP 0 ZI UIO JK VORE PWM I IRETE POWER P P P P MH-ROWTER_HOT MH-ROWTER_RII MH-ROWTER_PI E, MI

More information

Model Name: 8I945AE-AE Revision 1.1

Model Name: 8I945AE-AE Revision 1.1 Model Name: IE-E Revision. HEET TITLE HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET LOK IRM OM & P MOIFY HITORY P_L_ P_L_ P_L_ P_L_,E,F, MH-LKEPORT_HOT MH-LKEPORT_RII MH-LKEPORT_PI E, MI MH-LKEPORT_INT V

More information

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL SHEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: IGME TITLE Revision.0 SHEET TITLE OVER SHEET LOK IGRM OM & P MOIFY HISTORY 0 P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI

More information

Model Name: 8I945GMF. Revision 1.0

Model Name: 8I945GMF. Revision 1.0 Model Name: IGMF SHEET TITLE Revision.0 SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT

More information

GA-MA770-DS3 Revision : 1.0 COM/LPT/FUSB ALC889A PAGE TITLE REAR AUDIO JACK 01 CONTENTS IT8718 LPC IO BOM & PCB MODIFY HISTORY

GA-MA770-DS3 Revision : 1.0 COM/LPT/FUSB ALC889A PAGE TITLE REAR AUDIO JACK 01 CONTENTS IT8718 LPC IO BOM & PCB MODIFY HISTORY PE TITLE 0 ONTENT -M0-0 0 0 0 0 0 0 0 0 0 Revision :.0 PE OM & P MOIFY HITORY LOK IRM 0 0 TITLE PU HYPER TRNPORT TX, FRONT PNEL PU RII MEMORY RELTEK RTL/ PU ONTROL VORE (PWMIL) PU POWER & PWM MO RII HNNEL

More information

2007/7/15. DDR2 x 1. DDR2 x 1 SATA1. 4 x SATA150,300 ports SATA2 SATA3 SATA4 IDE X1. USB2.0 8 ports WIFI. BIOS Flash ROM (SPI)

2007/7/15. DDR2 x 1. DDR2 x 1 SATA1. 4 x SATA150,300 ports SATA2 SATA3 SATA4 IDE X1. USB2.0 8 ports WIFI. BIOS Flash ROM (SPI) PI-EX x lot ch udio PI-EX x lot LN THERO RELTEK L PI lot PI lot V PKPL-VM/I PI-EX x PI-EX x PI-EX x zalia V PI U MHz Intel L Pentium (90/nm).Hz PU Intel MH earlake (North ridge) F 00/0/MHz MI U Intel IH

More information

915A01 Schematic Page Index

915A01 Schematic Page Index Foxconn Precision o. Inc. chematic Page Index Fab. ate: //. Index Page. Topology. Rest Map. lock istribution. Power elivery Map. Power equence. K locken. VR. (, P). VR. (). R POWER. Power.V/.V..V_MH. L

More information

On Board Device: Main Memory: Dual-channel DDR-II * 4 (Max 8GB) Expansion Slots: PCI EXPRESS X16 SLOT *2 PCI EXPRESS X1 SLOT * 1 PCI SLOT * 2

On Board Device: Main Memory: Dual-channel DDR-II * 4 (Max 8GB) Expansion Slots: PCI EXPRESS X16 SLOT *2 PCI EXPRESS X1 SLOT * 1 PCI SLOT * 2 ONTENT over, lock diagram Intel L PU HEET - - TX Version:. NVII R IMM,,, R Terminations NVII R0 NVII MP PI lot & - - - - PU: Intel Pentium edar Mill / Prescott, Pentium mithfield / Presler and onroe /

More information

F8V L80V N80V N81 Montevina Block Diagram

F8V L80V N80V N81 Montevina Block Diagram FV L0V N0V N Montevina lock iagram _IN & T ON PE 0 Penryn W & LE PE HMI RT PE PE LV & INV PE INTERNL KEYOR TOUH P PE IR IO PI ROM MI IN HP&PIF OUT OPMP PE Internal MI ON PE PE PE 0 V aughter PE FVa: M

More information

MS-6719 Ver:1.0. MEDION ****** Ver:0B

MS-6719 Ver:1.0. MEDION ****** Ver:0B MI VRM.x M- Ver:. MEION ****** Ver: INTEL ocket ommand ddress U ata U PU lock R IMM Terminator PU: Pentium socket- Processor ystem hipset: I(N) I() On oard Function hip: LP I/O-WHF IEEE ERE-FW LN-Realtek

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

Clock Gen. CPU Clock. CPU Clock. NB Clock. NB Clock NB ZCLK NB ZCLK SB ZCLK SB ZCLK. AGP Clock. AGP Clock. PCI Clock. PCI Clock. USB Clock.

Clock Gen. CPU Clock. CPU Clock. NB Clock. NB Clock NB ZCLK NB ZCLK SB ZCLK SB ZCLK. AGP Clock. AGP Clock. PCI Clock. PCI Clock. USB Clock. M- Ver:.0 VRM 0 ocket F00//00 ata U ddress U ommand PU lock R IMM Terminator PU: Pentium socket- Processor ystem hipset: IFX(N) IL() On oard Function hip: LP I/O-WHF LN-roadcom M0/0 udio odec-realtek L0

More information

F80Q SCHEMATIC Revision 2.00

F80Q SCHEMATIC Revision 2.00 F0Q HMTI Revision.00 P 0 0 0 0 ontent YTM P RF. PU-Penryn() PU-Penryn() PU P, Thermal enor LOK N._ILPRLF N_-0L ()--PU N_-0L ()--R/P N_-0L ()--R bus N_-0L ()--POWR N_-0L ()--POWR N_-0L ()--/trapping R O-IMM_0

More information

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_ : PENRYN/NTI/IH9-M/N9M- LOK IRM mall-oard ub-oard R VRM*(MX) RT MI PREMP & INT MI LZI M UIO OR L0 PE mall-oard LV HMI TouchPad PE IO PI ROM PE INTERNL KEYOR PE PE PE PE UIO_MP & INT PK PE PE PE PE nvii

More information

MS Last Schematic Update Date: 11/06/2002

MS Last Schematic Update Date: 11/06/2002 over heet lock iagram MIN LOK EN & IE ONNETOR mp- INTEL PU ockets INTEL rookdale- /L MH R LOT R TERMINTOR INTEL IH H00 & VI TV OUT PI LOT / FWH U PORT LP I/O(Ms LPM) OM & LPT & F & FN K / M ONNETOR / POV

More information

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA lba iscrete TI M-LP gr chematics ufp Mobile Penryn Intel antiga-pm + IHM 00-0- REV : : Nopop omponent M : Pop when antiga is M PM : Pop when antiga is PM /P : OM control if antiga is PM Wistron

More information

C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP.

C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP. 0 00_00_000 LOK iagram HITORY Power equence LKEN-ILPRLF-T N-_ N-_ N-_ N-_ N-_ 0 L- L- L- L- RII_-IMMs RII_-Termination MXM Interface MXM Power & N NIO_-LV & Inverter NIO_-RT 0 NIO_-VIEO NIO_-HMI onnector

More information

C45/C46 Block Diagram

C45/C46 Block Diagram / lock iagram LK EN I LPR.00.00W Mobile PU Merom /., Project code:.u0.00 Project code:.v00.00 P Number : 0 Revision : - YTEM / TP0 INPUT TOUT OUTPUT V_() V_() YTEM / INPUT TOUT OUTPUT 0V_0(.) V_(.) R /

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA

SYMETRIX INC th Avenue West Lynnwood, WA USA ENE MI J XLR-FEMLE NOTE: ENE MI R K00 R K00 J (h ) isables phantom power for all mics. Remove R and/or R to disable phantom power for ense Mic and/or only. J XLR-FEMLE NP NP 0 NP R K00 R K00 NP R 0 NP

More information

L53II0 M/B and Daughter P/N LIST:

L53II0 M/B and Daughter P/N LIST: Model : LII0 P P/N:L00- P P/N:L00- Intel Merom PU + M + IH-M hipset LII0 M/ and aughter P/N LIT: LII0 M/ ffiliated FF/able P/N LIT: P0 INEX P0 YTEM LOK IRM P0 POWER IRM & EQUENE P0 PIO & POWER ONUMPTION

More information

MS(6788) Version 10A. CPU: Intel Northwood. System Chipset: Intel Breeds Hill - GMCH (North Bridge) Intel ICH5 (South Bridge)

MS(6788) Version 10A. CPU: Intel Northwood. System Chipset: Intel Breeds Hill - GMCH (North Bridge) Intel ICH5 (South Bridge) over heet lock iagram PO ntel mp PU - ignals ntel mp PU - Power ntel reeds Hill - Host ignals M() ntel (R) reeds Hill (MH) H hipset ntel Northwood mp Processor PU: ntel Northwood Version ntel reeds Hill

More information

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M Project Name :IIx Platform : eleron + 0 + Park + IHM PE..... PU... 0_FF. 0...... -IHM.... 0.......... 0....... POWER... 0. ONTENT INEX YTEM LOK IRM POWER IRM & EQUENE Power on equence iagram PU Penryn

More information

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU.

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU. M lock iagram RII lot 0 RII lot Power witch RJ ONN Line In INT.PKR Line Out (PIF) RJ INT. MI rray igital HMI (PIF),, Mini ard_ Robson Mic In -T ONN RII hannel RII hannel MP MP MOM -T IL 0/00 ontroller

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset Revision History / ORIINL RELEE Model : MEI Mobile othan with INTEL M / IH-M hipset P INEX P YTEM LOK IRM P POWER IRM & EQUENE P PIO & POWER ONUMPTION P PU anias/othan-/ P PU anias/othan-/ P LOK EN I P

More information

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM WJ: YONH/LITO-PM/M LOK IRM PE LOK EN. I0 PE 0 MI PREMP & INT MI PE 0, PE PE PE R VRM* F TV OUT ZLI M PE LV RT ZLI L0 UIO_MP & INT PK PE PE PE nvii M PE,,,0,, PIF JK zalia PIE LP T PE,, PE,,,,0,, Yonah

More information

MS(6772) Intel (R) Springdale (GMCH) + ICH5 Chipset Intel Northwood & Prescott mpga478b Processor

MS(6772) Intel (R) Springdale (GMCH) + ICH5 Chipset Intel Northwood & Prescott mpga478b Processor over heet lock iagram PO ntel mp PU - ignals ntel mp PU - Power ntel pringdale - Host ignals M() ntel (R) pringdale (MH) H hipset ntel Northwood & Prescott mp Processor PU: ntel Northwood/Prescott Version

More information

T53S Main BD. R1.2 Block Diagram

T53S Main BD. R1.2 Block Diagram T Main. R. lock iagram LV PE Merom PU LV / ULV PE, F F 00/ MHz LOK EN. ILPRLF-T PE FN Thermal sensor PE 0 RT HMI PE PE M Nvidia NP- M PE 0,,,,,, PE udio L PE,, 0 F PI-E X zalia LP restline PM PE 0,,,,,

More information

+3.3V PRE_EMPH_0 DIST_GAIN_1 -JTAG_EMU JTAG_TMS -JTAG_TRST JTAG_TCLK JTAG_TDO PA_MUTE JTAG_TDI TCK TRST EMU VDDEXT1 TMS ADSP21375 GND31 GND7 GND32

+3.3V PRE_EMPH_0 DIST_GAIN_1 -JTAG_EMU JTAG_TMS -JTAG_TRST JTAG_TCLK JTAG_TDO PA_MUTE JTAG_TDI TCK TRST EMU VDDEXT1 TMS ADSP21375 GND31 GND7 GND32 REV Eng ate: Revision escription C E F ECN# JT_TI JT_TO JT_TRT JT_TCLK JT_TM JT_EMU P_MUTE PRE_EMPH_0 IT_IN_.V 0 9 9 0 9 9 0 9 90 0.V C 0 9 0 0 0 9 9 0 9 REET 0 C C C0 C C9 HEET INEX ECRIPTION URT_TX R.V

More information

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E 0 0 0 0 0 0 0 lock iagram ystem etting * PU-YONH(HOT) PU-YONH(PWR) * N-PM(HOT) * U ONN * I ROM * LE * R Mx x Option PU YONH MEROM W W LOK EN I 0 FJr 0 0 0 N-PM(MI & F) N-PM(RPHI) N-PM(R) N-PM(PWR) 0 &

More information

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N ate: //00 heet of File: :\User\..\MFO.choc rawn y: NIN_P NIN_N NOUT_P NOUT_N N_N N_P LE OLK_P OLK_N NTROUT_P NTROUT_N IN_P LK_P LK_N NV_P IN_N NV_N VO MFO.choc TK TI TO TK TI TO LK _IN ONE HWP INIT_ M

More information

Scalar Diagram & C.B.A

Scalar Diagram & C.B.A XLFH LC C _0.U Z A A U I/O I/O VGA_PC_V V I/O I/O AZC-0 RAI L Z0 R F C 0.0U V RE RE VGA_CL VGA_A R F R F R F R F R F R _ F C _.P C R 0 C 0.0U V AI- RE-.V VGA_PC_V C C R 00 J R 00 J HY R R K J Q VGA_WP

More information

FS-1100A Page # Description Of Page

FS-1100A Page # Description Of Page F-00 ision escription Of hanges ate (M--Y) Phase R0. modify mm reset circuit (page ) 0-0-00. add PI bit function (page,, ). increase V power bypass cap (page 0, ). modify FN speed sensor circuit (page

More information

MS-6507E ERP BOM E-01S E E-02S E E-XXX. Function Description. Version /19/2002 Update

MS-6507E ERP BOM E-01S E E-02S E E-XXX. Function Description. Version /19/2002 Update M-E Version. // Update NTEL (R) rookdale-e hipset Willamette/Northwood pin mp- Processor chematics PU: Willamette/Northwood mp- Processor ystem rookdale-e hipset: NTEL MH (North ridge) NTEL H (outh ridge)

More information

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25 LT- lock iagram YTEM / TP0 INPUT OUTPUT 0 /MM M/M Pro/x 0 RJ ONN EXT MI LK EN ILPR Thermal ensor/ Fan control MT RII / RII / lot lot Ricoh R ardreader OROM M0/M 0/00M/000M TLE RJ ML0 ONN RELTEK H UIO OE

More information

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2.

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2. R lock iagram LK EN. / MHz R MI In x I LPR / MHz odec L /MHz ZLI OP MP Q INT.PKR x OK E R PI-E PI-Express U.0 PORT/PORT Repeater/ PIEQX0 ock Port x Jack In x RJ- Ethernet Port x HMI x RT x U.0 x udio In

More information

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader YTM / TP0 LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz alistoga, PI xpress x V_ R_VRF_0 TI RT V M Ver.: MP / MP R Ver.:

More information

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N

3V3 DECOUPLING DS90LV018A MCLKTON 4U7/10V +/-10% C196 +/-10% LCLK1IN+ NMCLKTON SK18 74LS123 MULTI +/-5% C N C94 10N 0 THIS RWG ONORMS TO.S. -T-0-00-0- U/0V +/-% 00N +/-0% 0N +/-0% U/0V +/-% 00N +/-0% 0 0N +/-0% R R 0R % P/0V +/-% K % U S YLLOW U 0 U U S0LV0 MLKTON /R S S R SK LS MULTI U/0V +/-% 00N +/-0% 0N +/-0% LLK+

More information

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF

YROTATE-IT-RX23T YROTATE-IT-RX23T_3-10.SCH YROTATE-IT-RX23T YROTATE-IT-RX23T_9-10.SCH. Date APR, 29, 2015 Sheet.0 OF YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT YROTTE-IT-RXT_-0.H YROTTE-IT-RXT

More information

SCHEMATIC REV. DRAWING NO RELAY CONTROL CHART A A DE N V C L O REVISIONS

SCHEMATIC REV. DRAWING NO RELAY CONTROL CHART A A DE N V C L O REVISIONS THI RWIN I THE PROPERTY OF NLO EVIE IN. IT I NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR UE IN FURNIHIN INFORMTN TO OTHER, OR FOR NY OTHER PURPOE ETRIMENTL TO THE INTERET OF NLO EVIE. THE EQUIPMENT

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

P a g e 5 1 of R e p o r t P B 4 / 0 9

P a g e 5 1 of R e p o r t P B 4 / 0 9 P a g e 5 1 of R e p o r t P B 4 / 0 9 J A R T a l s o c o n c l u d e d t h a t a l t h o u g h t h e i n t e n t o f N e l s o n s r e h a b i l i t a t i o n p l a n i s t o e n h a n c e c o n n e

More information

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s A g la di ou s F. L. 462 E l ec tr on ic D ev el op me nt A i ng er A.W.S. 371 C. A. M. A l ex an de r 236 A d mi ni st ra ti on R. H. (M rs ) A n dr ew s P. V. 326 O p ti ca l Tr an sm is si on A p ps

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

RF_3_SHUTD_0 RF_4_SHUTD_0 RF_3_SHUTD_1 RF_4_SHUTD_1 RF_3_GPIO_2 RF_4_GPIO_2 RF_3_GPIO_3 RF_I2C_SDA RF_I2C_SCL RF_4_GPIO_3 RF_1_SHUTD_0 PORT_EXP

RF_3_SHUTD_0 RF_4_SHUTD_0 RF_3_SHUTD_1 RF_4_SHUTD_1 RF_3_GPIO_2 RF_4_GPIO_2 RF_3_GPIO_3 RF_I2C_SDA RF_I2C_SCL RF_4_GPIO_3 RF_1_SHUTD_0 PORT_EXP R HUT_0 R HUT_0 R HUT_ R HUT_ R PIO_ R PIO_ R PIO_ R PIO_ R HUT_0 R HUT_0 R HUT_ R HUT_ R PIO_ R_IO_[0:] R PIO_ E_T_TO_E_RT E_T_TO_E_RT MVRK_E MO_EL MVRK_E MO_EL E_RT_TO_E_T MVRK_E MO_EL MVRK_E MO_EL E_RT_TO_E_T

More information

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802.

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802. Y lock iagram INPUT OUTPUT R LK N. IT V / MHz, R / MHz INT.PKR RJ MOM M ard H 0 ROM 0 Mobile PU Yonah eleron M, T PT HOT U 00//MHz alistoga,,, MINI U TXFM Phone lue-tooth OM LPT U x port U P RT PORT PORT

More information

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC.

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC. E YTEM / Project code: TP P0 lock iagram YTEM / Mobile PU PWQI LK EN. ILPRYLFT-P RTMT-0-V-RT HOT U Penryn, /00/0MHz@.0V Line Out odec H udio PI-E/U.0 L IHM New card PIe ports MI In PI/PI RIE M/M Pro/ U.0

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

CPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76

CPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76 0 lock iagram * 0 0 0 0 ystem etting * 0_PU-Merom(HOT) 0_PU-Merom(PWR) U ONN * I ROM * Fv/c 0 * 0 0_RETLINE(HOT) 0 0_RETLINE(MI & F) 0 0_RETLINE(RPHI) 0 0_RETLINE(R) 0 _RETLINE(PWR) _RETLINE(PWR) _RETLINE()

More information

GIGABYTE GA-8I848P Schematics

GIGABYTE GA-8I848P Schematics GIGYTE G-IP Schematics Revision.0 SHEET TITLE SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET OM & P MOIFY HISTORY LOK IGRM P_ P_ P_ SPRINGLE HOST SPRINGLE R SPRINGLE GP, HU, S, VG SPRINGLE PWR R, HNNEL R

More information

PCnet-FAST+ Am79C PQFP

PCnet-FAST+ Am79C PQFP NOTE: Place bypass caps close to power pins. EEPROM Pnet-FST+ m 0 PFP EEPROM Revision ate rawn omments 0 S Initial Release. NetPHY-LP LT Reference esign 0// S // // RF NetPHY-LP_LT_ Wednesday, ugust, NetPHY-LP

More information

H NT Z N RT L 0 4 n f lt r h v d lt n r n, h p l," "Fl d nd fl d " ( n l d n l tr l t nt r t t n t nt t nt n fr n nl, th t l n r tr t nt. r d n f d rd n t th nd r nt r d t n th t th n r lth h v b n f

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

20-JUNE-14 SCHEMATIC HSC REV. DRAWING NO.

20-JUNE-14 SCHEMATIC HSC REV. DRAWING NO. THI RWING I THE PROPERTY OF NLOG EVIE IN. IT I NOT TO E REPROUE OR OPIE, IN WHOLE OR IN PRT, OR UE IN FURNIHING INFORMTION TO OTHER, OR FOR NY OTHER PURPOE ETRIMTL TO THE INTERET OF NLOG EVIE. THE EQUIPMT

More information

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34 MYLL lock iagram a. Line In b. Mic In c. INT Mic d. Line Out e. INT.PKR R II O-IMM R II O-IMM P Layer tackup L: ignal L: V L: ignal L: ignal L: N L: ignal ~ LK N. IT V odec L OP MOM M ard ~ RM U / MHz

More information

RP-note4 Block Diagram

RP-note4 Block Diagram H F 0 pril 0 '0 Keyboard Light R Termination,ecap, FN Thermal ensor MX0 TPM(T0) RFI (P0) HP OUT 0 HP OUT Int. MI MI IN Mus MI IN tereo peaker x UNUFFR R OIMM Normal ocket 00-PIN R OIMM UNUFFR R OIMM Normal

More information

S Note-3 Block Diagram

S Note-3 Block Diagram Jan. ' Keyboard Light Thermal ensor MX99 LM I us / M us TML TRFN LIN OUT Int. MI MI IN RJ ONN Mus UNUFFR On-oard R OIMM x,,,, H 9 -PIN R OIMM UNUFFR R OIMM ocket, OP MP MX9 9 O 9,, Modem/luetooth U U lock

More information

Grilled it ems are prepared over real mesquit e wood CREATE A COMBO STEAKS. Onion Brewski Sirloin * Our signature USDA Choice 12 oz. Sirloin.

Grilled it ems are prepared over real mesquit e wood CREATE A COMBO STEAKS. Onion Brewski Sirloin * Our signature USDA Choice 12 oz. Sirloin. TT & L Gl v l q T l q TK v i f i ' i i T K L G ' T G!? Ti 10 (Pik 3) -F- L P ki - ik T ffl i zzll ik Fi Pikl x i f l $3 (li 2) i f i i i - i f i jlñ i 84 6 - f ki i Fi 6 T i ffl i 10 -i i fi & i i ffl

More information

Cover Sheet Block Diagram MAIN CLOCK GEN DDR CLOCK BUFFER mpga478-b INTEL CPU Sockets DDR SLOT DDR TERMINATOR SIS 961A SOUTH BRIDGE AC'97 CODEC

Cover Sheet Block Diagram MAIN CLOCK GEN DDR CLOCK BUFFER mpga478-b INTEL CPU Sockets DDR SLOT DDR TERMINATOR SIS 961A SOUTH BRIDGE AC'97 CODEC Last chematic Update ate: // M- VRION: I / HIPT Willamette/Northwood pin mp- Processor chematics over heet lock iagram MIN LOK N R LOK UFFR mp- INTL PU ockets - I / NORTH RI - PU: Willamette/Northwood

More information

SVS 5V & 3V. isplsi_2032lv

SVS 5V & 3V. isplsi_2032lv PU 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 000pF 0 000pF 000pF 000pF 000pF 000pF 000pF 000pF FLSH.0uF.0uF.0uF 0.0uF ata uffer.0uf.0uf.0uf.0uf SVS V & V.0uF.0uF.0uF isplsi_0lv.0uf.0uf

More information

MOL NM UR PM NUMR L RVON LVL T RWN K PPROV NOT P RVON T NUMR of -N TLP P0 K 0 0K R TLP P0 Z Z0WVX KTN Q U00 0 K KMZ Z R 0 0K 0 0 R K R N00 0 0K 0 K U00 0 K 0 KJ R U00 0 0.ohm R0 W -N Max.0KOM RX0 Min./W

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

4, 5. SVIDEO/COMP LVDS TPS51100(G2997) ,13. Marvell 88E Mini Card. abgn/bg 23. (100mA) INT.MIC. PCIex1.

4, 5. SVIDEO/COMP LVDS TPS51100(G2997) ,13. Marvell 88E Mini Card. abgn/bg 23. (100mA) INT.MIC. PCIex1. Volvi lock iagram YTM / MX LK N. Merom -00 INPUT OUTPUT T-0 P TKUP eleron M 0 (I LPR0).0 :.MROM.0U TOP V_(). :.MROM.0U, TOUT R / MHz R, /MHz Mobile PU HOT U /MHz@.0V Intel L0 TL+ PU I/F R Memory I/F INTRT

More information

Pamirs UMA Block Diagram

Pamirs UMA Block Diagram RJ ONN /IO/MM M/M Pro/x LK N ILPRKLFT-P RII / lot 0 RII / Ricoh R ardreader 0/00 NI Marvell 0 lot, Pamirs UM lock iagram RII hannel R II hannel PI LI Intel PU Meron M/M V F: or 00 MHz,, Host U /MHz restline-m/ml

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

Am186CC and Am186CH POTS Line Card

Am186CC and Am186CH POTS Line Card RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to

More information

~,. :'lr. H ~ j. l' ", ...,~l. 0 '" ~ bl '!; 1'1. :<! f'~.., I,," r: t,... r':l G. t r,. 1'1 [<, ."" f'" 1n. t.1 ~- n I'>' 1:1 , I. <1 ~'..

~,. :'lr. H ~ j. l' , ...,~l. 0 ' ~ bl '!; 1'1. :<! f'~.., I,, r: t,... r':l G. t r,. 1'1 [<, . f' 1n. t.1 ~- n I'>' 1:1 , I. <1 ~'.. ,, 'l t (.) :;,/.I I n ri' ' r l ' rt ( n :' (I : d! n t, :?rj I),.. fl.),. f!..,,., til, ID f-i... j I. 't' r' t II!:t () (l r El,, (fl lj J4 ([) f., () :. -,,.,.I :i l:'!, :I J.A.. t,.. p, - ' I I I

More information

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec YTM / MX lock iagram RTMT-.00.0W P TKUP YTM / Max.00.00, TV Out TOP INPUT OUTPUT R LK N. / MHz, R / MHz /MHz Mobile PU Yonah eleron M HOT U 00//MHz@.0V alistoga TL+ PU I/F R Memory I/F INTRT RHPI Project

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

HF SuperPacker Pro 100W Amp Version 3

HF SuperPacker Pro 100W Amp Version 3 HF SuperPacker Pro 00W mp Version Revised 0 0 V Stamps KOOR This is the third generation HF SuperPacker Pro 00W Version home construction project offered by HF Projects. This is a group construction project

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160 Service Service Service W-V0 0-0 Product Service Group udio Service Information lready published Service Informations: ORRTION TO SRVI MNUL elow are corrections to the circuit diagram parts list: OMI OR

More information

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10 I U N R 00K RSIN* RST S N.0u Y LK TP RP K L TP USY INT0 INT RISMINT P.0 P. P. P. P. P. P. RY OL RX0 TX0 T P.0 P. P. P. S* S* S* S* RROR* SLK U LKIN LKOUT LKOUT LKIN LKOUT OSOUT 0 OSOUT L L RSIN* L 0 0

More information

ADMtek Incorporated Title EASY 5120P-ATA Size Document Number Rev Top Schematics 1.1.2

ADMtek Incorporated Title EASY 5120P-ATA Size Document Number Rev Top Schematics 1.1.2 _PE_TQFP _PEEL_G LI- - RJ- connectors ( for FX ) P - RJ- connectors ( for FXO ) V V IT_P RELY FXO IO IO IO IO P N IT_P FXO RELY P V N P V N IT IL IT IT_P RELY P N FXO P N IT IL IO IT IO IO VM IO _LI-_PE_TQFP

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

rhtre PAID U.S. POSTAGE Can't attend? Pass this on to a friend. Cleveland, Ohio Permit No. 799 First Class

rhtre PAID U.S. POSTAGE Can't attend? Pass this on to a friend. Cleveland, Ohio Permit No. 799 First Class rhtr irt Cl.S. POSTAG PAD Cllnd, Ohi Prmit. 799 Cn't ttnd? P thi n t frind. \ ; n l *di: >.8 >,5 G *' >(n n c. if9$9$.jj V G. r.t 0 H: u ) ' r x * H > x > i M

More information

+18VL. 220uf 25V. 0.1u C10UF. 100k AGND LEFT_OUT_+VE R19 22R -18VL. C9 150pF +18VL LEFT_OUT_-VE R uf 25V 22R

+18VL. 220uf 25V. 0.1u C10UF. 100k AGND LEFT_OUT_+VE R19 22R -18VL. C9 150pF +18VL LEFT_OUT_-VE R uf 25V 22R RVIION ROR O NO: PPROV: T: VL LFT_IN_V Pt Q 0 Q R Q 0 R Q 0nf Q 0 N W R 0 00 0k Pt R 00 R R k R W R 00 0 00u W 00pf u R 00k N Q J u 0 Q Q 0 0.u 0UF 0uf V R 00k N R R LFT_OUT_V Notes: Use either Q/Q or

More information

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board ZRMZN0000KITG rimzon evelopment oard Kit PUG000-0 Product User Guide Introduction Zilog s ZRMZN0000KITG rimzon evelopment oard Kit is designed for use as a target with the rimzon In-ircuit Emulator (ZRMZNIE0ZEMG).

More information

立成网. 视频教程 LICHENGNB.COM

立成网. 视频教程 LICHENGNB.COM 本图纸版权属原厂家所有 仅在服务该产品使用者时使用 YTM / TP0 Project code: 9.Q0.00 INPUT OUTPUT LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz

More information

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used! JP RS_SELET V For max ROUT is low when RIN is disconnected enabling the MX (RS-) This will not work if MX is used! V On Front Panel -F (To Pg.) RS- RE_ RE_ RV_Y RV_Z 0.uF V U MXUK STR U- H G U MX 0 Y Z

More information

Gwinnett has an amazing story to share, spanning 200 years from 1818 until today.

Gwinnett has an amazing story to share, spanning 200 years from 1818 until today. I B, Lm, W - D I C Dm 15, 1818, W C, m D I. T m m m Ck Ck m Jk C. B m, 30, A 20. T mk, B, v v m C. m, m 1776, C C. O A 2, 1776, D I,. C v 437 q m xm 280,000. D 1980, C k, m v. A, 2010, j v 800,000 j m

More information

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE LX UGHTER RS TLE OF ONTENTS SL NO. ONTENTS PGE NO REV TLE OF ONTENTS VERSION HISTORY VERSION.0.. LOK IGRM URT-0 INTERFE N US INTERFE URT INTERFE PROFI US & SOFT IR INTERFE SOFT URTS REV NO. NTURE OF HNGE

More information

XO2 DPHY RX Resistor Networks

XO2 DPHY RX Resistor Networks PHY_0_P_RX PHY_0_N_RX [] [] R R LP_0_P_RX HS_0_P_RX HS_0_N_RX LP_0_N_RX PHY_LK0_P_RX PHY_LK0_N_RX PHY_LK_P_RX PHY_LK_N_RX [] [] [] [] R R6 R8 R0 LP_LK0_P_RX HS_LK0_P_RX HS_LK0_N_RX LP_LK0_N_RX LP_LK_P_RX

More information

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2 VUS R V_IN V TO.V SETION.V SI_RX SI_TX 0E R PINOUT HEK MINISM00F- Resettable Fuse F 00m WHITE 00nF U GN EN IN IN TPS PG nc OUT OUT 0k R 0.V 00nF Power_Good MIRO US IS INITE S ON TX RX 0.uF VUS TR RI GN

More information

ERV Submittal - York (PREDATOR 7-12 ton IAQ)

ERV Submittal - York (PREDATOR 7-12 ton IAQ) EM Weight ERV for York Units Listed Below lbs [4 kg] size - IQ LOW B - IQ STD - IQ HIH unit/ton voltage control P 7 0 - ELETRO MEH - IQ P 7 DF 078-0; BP,DH,DM,XP,ZF,ZH,ZJ,ZR 078-0; DR 090-0; DJ 0 Power

More information

T h e C S E T I P r o j e c t

T h e C S E T I P r o j e c t T h e P r o j e c t T H E P R O J E C T T A B L E O F C O N T E N T S A r t i c l e P a g e C o m p r e h e n s i v e A s s es s m e n t o f t h e U F O / E T I P h e n o m e n o n M a y 1 9 9 1 1 E T

More information

NTCA2 2 LA6A JA6 CYA6 ACL3 VAA3 DA48 CYA19 LA6B DA45 CTA4B DA46 CTA5B G2 CTA3B RA135 QA6 RA144 CNA5 CNA6 VO-B1 S12VA SGND SGND GATE

NTCA2 2 LA6A JA6 CYA6 ACL3 VAA3 DA48 CYA19 LA6B DA45 CTA4B DA46 CTA5B G2 CTA3B RA135 QA6 RA144 CNA5 CNA6 VO-B1 S12VA SGND SGND GATE L Y Y N 0 F F L X V L X N L L L N Y Y NT L NT J L PV -T L L Y Y V L X N L N VM 0 0 J0 PN J PN PN J PN PN PN PN V VM 0 F P V V N (-) (+) (+) (-) L 0 0 0 0 0 0 0 0 0 0 L L T Q T T T Q + F Y Y 0 V/N N/VP

More information

P a g e 3 6 of R e p o r t P B 4 / 0 9

P a g e 3 6 of R e p o r t P B 4 / 0 9 P a g e 3 6 of R e p o r t P B 4 / 0 9 p r o t e c t h um a n h e a l t h a n d p r o p e r t y fr om t h e d a n g e rs i n h e r e n t i n m i n i n g o p e r a t i o n s s u c h a s a q u a r r y. J

More information

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1 TERE lock iagram PE FN ENR M0RMZ PE, PU T00 xx,xx eries PE PE LK EN 0 HRER RUT F MHz Power n equence PE 0 TP PE PE LV & NV RT MH-M alistoga ML 0:00000 PE,,,,0, M nterface R-MHz ual hannel R PE,, -MM X

More information

Discovery Guide. Beautiful, mysterious woman pursued by gunmen. Sounds like a spy story...

Discovery Guide. Beautiful, mysterious woman pursued by gunmen. Sounds like a spy story... Dv G W C T Gp, A T Af Hk T 39 Sp. M Mx Hk p j p v, f M P v...(!) Af Hk T 39 Sp, B,,, UNMISSABLE! T - f 4 p v 150 f-p f x v. Bf, k 4 p v 150. H k f f x? D,,,, v? W k, pf p f p? W f f f? W k k p? T p xp

More information

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2 --00_: RV;E,F,G,H,J,K,L,M,N,P,R V;H,H,J,J,K,K,L,L,M,M,N,N,P,P V;,,,,,,,E,E,F,F,G,G SMOE MOE S EXP EXP EXP0 HIPI HIIPI HIPI HIPI0 EXTFILTER GN_ GN_0 IN- IN+ EN- EN+ VREF V_ES N RY PLK PULK LK SYN SYN SYN

More information

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n R P RT F TH PR D NT N N TR T F R N V R T F NN T V D 0 0 : R PR P R JT..P.. D 2 PR L 8 8 J PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D.. 20 00 D r r. Pr d nt: n J n r f th r d t r v th

More information

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD 0_lock iagram 0_ystem etting 0_PU-YONH(HOT) 0_PU-YONH(PWR) 0_N-M(HOT) 0_N-M(MI & F) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM() _-IHM() _-IHM() _-IHM(PWR) 0_R O-IMM0 _R O-IMM _R TERMINTION

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

Mocha-1 Block Diagram

Mocha-1 Block Diagram May.0 Thermal ensor MX I us / M us us witch I 0 -in- lot RJ onn udio odec IOU ard Mus UNUFFR R OIMM Normal ocket 0-PIN R OIMM UNUFFR R OIMM Reverse ocket T H Media ard Reader U U.0 H U.0 H Media lice Finger

More information

PART for BOM only 02G GPU NB8M

PART for BOM only 02G GPU NB8M RT_TY P PRT for OM only Function U Partnumber RT TY 000 LOTION Temp Modify 0: elete E,,,, already have in location elete E, No space to add elete,,0,,,,,,, No space to add TT PU NM 00000 Title Revision

More information

Caramel-1 Block Diagram

Caramel-1 Block Diagram JUL'0 Thermal ensor MX I us / M us us witch I -in- lot RJ onn udio odec IOU ard Mus UNUFFR R OIMM Normal ocket 0-PIN R OIMM UNUFFR R OIMM Reverse ocket T H Media ard Reader U U.0 H U.0 H Media lice luetooth

More information

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA Table of ontents Title Page Notes Rev X escription Original Release Revisions ate Nov--0 pproved Production Release ec--0 Production Release Feb--0 Microcontroller Solutions Group 0 William annon rive

More information