C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP.

Size: px
Start display at page:

Download "C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP."

Transcription

1 0 00_00_000 LOK iagram HITORY Power equence LKEN-ILPRLF-T N-_ N-_ N-_ N-_ N-_ 0 L- L- L- L- RII_-IMMs RII_-Termination MXM Interface MXM Power & N NIO_-LV & Inverter NIO_-RT 0 NIO_-VIEO NIO_-HMI onnector -IH- -IH- -IH- -IH- IO_-T_H & IE_O IO_-U & UHTER IO_-lueTooth & -ensor IO_-EXPRE R 0 IO_-Mini ard-wireless IO_-Mini ard-minir IO_-TPM/ebug/I_PIO PIE-ET-JM0 PIE-LN-Marvell E0 M&RJ/RJ udio_-realtek L udio_-peaker / Mic udio_-phone Jack PI-Reader-R 0 PI-Reader-onnector E-ITE EIO_-I ROM & K & TP EIO_-FN LE & W IN & T IN & ischarge crew Hole & Nut EMI P POWER_FLOWHRT POWER_HRER 0 POWER_YTEM POWER_VORE POWER_I/O_R & VTT POWER_I/O_+V POWER_OO_ETETER POWER_LO WITH L P. RT P. TV OUT P.0 HMI P. I ROM P. in ard Reader P.? Port LN RJ LE & witch P. Power P.0 P. ET Port P. P.~ onroe (ual ore): 0MHz onroe L (ingle ore): 00MHz ebug onn. P. Matrix K P. Ricoh R MXM Interface E P.~ ITE ITEP. Touch Pad P. ard Reader iga LN Marvell E0 ET JM0 EMI P P. P.~0 P. P. PU onroe NORTH RIE Intel OUTH RIE IH P.0~ P.0~0 P.~ LOK EN ILPRLF-T P.0 THERML ONTROL R O-IMM0 R O-IMM ZLI OE Realtek L M P. MINIR-Wireless P.0 NEWR U Port X luetooth P. P. P. P. MINIR TV-Tuner P. MO amera P.?? Fingerprint PI ROM PT O P. T H RJ P.?? P. P. P. P. UTek omputer IN. ustom P.~ 0, 0, 00 ate: heet of 0 ystem Memory Maximum (/ IMM) EXT MI & HP_PIF P. INT MI & peaker P. lock iagram had Lai

2 . <P>UHTER to 0PIN Rev ate escription Rev ate escription.0 0/0/0. Initial release.(from ZF). 0/0/0. hange udio odec from to L(Page ).. hange J, J to zalia type. orrect RN onnection. dd PR, PR to fix NNY IMM fail issue(page ). MXM_PWROK : remove R0(Page, Page ). PR0 change to.k % 00(Page ). hange Inverter onnector type (pin) & Pin define ON(Page ). Remove : R, R, R, R, R, R, R, R, R, R, R, R,,,,,,,,,,,,, U, Q, Q, Q, Q dd : -, R, RN,,, L 0/0/0. Remove T00-T(Page ). dd PU0, P0, P0 for IR Power(Page ). PR0 change to 0K % 00, P change to 00PF 00(Page ). dd PR00, PR0(Page ). PR change to K % 00(Page 0). PR change to K % 00, tuff PR(Page ). R change to.k, Pull to +VH for _OK(Page 0). hange connection of L, L. hange ON P/N 0. dd 0,,,,, R(Page ) 0//0. dd udio mp. U00, R00-R0, 00-0, non-stuff (Page ) 0//0.0 /0/ erber out. change to uf 00, dd U,,,, R, R, JP, JP, Remove. hange MXM Mus connection to E, M_LK, M_T(Page, Page). hange et ontroller from ii to JM0(Page ). /0/00 ME modify. <P>M_P change to None PTH type. <P>Fingerprint & TouchPad onnector change to 00F. <P>UHTER change to 0PIN 000. <P>LV change to 0PIN 0000P UTek omputer IN. History had Lai ustom 0, 0, 00 ate: heet of

3 MXM Interface P.~ PT O P. NEWR P. PU onroe P.0~ VTTPWR PWROO MINIR-Wireless P.0 MINIR TV-Tuner P. iga LN Marvell E0 ET JM0 P. P. TPM. INFINEON L P. PLT_RT# NORTH RIE Intel P.0~0 PWROK -IN T-IN POWER HRER IN_OK# TIN_OK# PWR_W# 0 0 E ITE ITE P. +VU/+VU Power ystem.. LP_# LP_# _PWRTN# RMRT# PU_VRON OUTH RIE VRM IH P.~ Power ystem P. VRMPWR PWROK 0 VRM_PWR LK_EN# lock en ILPRLF-T P.0 P. Title Power_equence ize ocument Number Rev 0, 0, 00 ate: heet of

4 LK_XIN 0PF/0V lose to LK EN R MOHM N X.Mhz LK_XOUT 0PF/0V LK_XIN LK_XOUT M_EL M_EL LK+V U 0 Xin Xout **EL/M **EL_/_M PUT0 PU0 PUT PU +V 0 R 0KOhm LK_EN#_ RK_F_PU RK_F_PU# RK_F_N RK_F_N#. TW LK+V LK_EN# () R 0KOhm RK_M_ PLK0 PLK PLK_F PLK_F PLK_P R Ohm RN OHM RN OHM RN OHM RN OHM RN LK_M_ () LK_M_ () LK_M_E () LK_M_ () LK_M_TPM () LK_M_ () E PF/0V E PF/0V E PF/0V E PF/0V E PF/0V E PF/0V N PF/0V PF/0V (,,) (,,) _MK_V _M_V () LK_NEW_REQ# (,) RTON# PLK0 PLK_F PLK_F PLK_P PLK_EL0 PLK LK_EN#_ 0 **O **O REET_I#/REET# LK T VTTPWR#/P PI0/LKREQ# PI/LKREQ# PI/**F P/*F PI/*ELP_K PI/*EL0 PI_F PIEXT/PU_TP# PIEX/PI_TP# PIEXT PIEX PIEXT PIEX PIEXT PIEX PIEXT PIEX PIEXT PIEX PIEXT PIEX PIEX PIEXT TT/PIEXT0 T/PIEX0 0 RK_PIE_X RK_PIE_X# RLK_00M_NEW RLK_00M_NEW# RLK_00M_MINI RLK_00M_MINI# RK_PIE_X RK_PIE_X# RK_PIE_RI RK_PIE_RI# RK_PIE_N RK_PIE_N# RK_PIE_LN RK_PIE_LN# RK_PIE_# RK_PIE_ RK_00M_T RK_00M_T# N R 0KOhm R 0KOhm R 0KOhm PLK_EL0 M_EL M_EL RK_M_N RK_M_N# RK_00M_T RK_00M_T# RN RN RN RN RN RN RN LK_M_ () K_M_IO LK_M_N () LK_M_N# () LK_T_ () LK_T_# () E PF/0V E PF/0V E PF/0V E PF/0V E PF/0V E PF/0V REF0_F REF_F RK_M_ REF0/**F REF/**F REF/**MOE LINK0/OTT/TT LINK/OT/T RK_M_N RK_M_N# RK_PIE_X RN OHM LK_00M_WLN (0) E PF/0V RK_PIE_X# RN OHM LK_00M_WLN# (0) E PF/0V YLFXT RK_PIE_X RN OHM LK_00M_MXM () E0 PF/0V RK_PIE_X# RN OHM LK_00M_MXM# () E PF/0V +V L /00Mhz 0.UF/V LK+V 0UF/0V 0.UF/V 0.UF/V N 0.UF/V 0 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V RK_PIE_RI RK_PIE_RI# RK_PIE_LN RK_PIE_LN# RN OHM RN OHM RN OHM RN OHM LK_00M_ET () LK_00M_ET# () LK_00M_LN () LK_00M_LN# () E PF/0V E PF/0V E PF/0V E PF/0V N RK_PIE_N RN OHM LK_00M_N () E PF/0V RK_PIE_N# RN OHM LK_00M_N# () E PF/0V LK Trapped by PU's EL EL EL EL0 F 0 0 MHz MHz MHz RLK_00M_NEW RN OHM LK_00M_NEW () E PF/0V RK_PIE_ RK_PIE_# RK_F_PU RK_F_PU# RN OHM RN OHM RN0 OHM RN0 OHM LK_00M_ () LK_00M_# () HLK_PU (,) HLK_PU# (,) E PF/0V E PF/0V E0 PF/0V E PF/0V F_ F_ PLK_F PLK_F REF_F REF0_F 0KOhm RN 0KOhm RN 0KOhm RN 0KOhm RN PU_EL0 (,) PU_EL (,) PU_EL (,) RLK_00M_NEW# RN OHM RLK_00M_MINI RN OHM LK_00M_NEW# () E PF/0V LK_00M_MINI () E PF/0V RK_F_N RK_F_N# RN0 OHM RN0 OHM HLK_N () HLK_N# () E PF/0V E PF/0V N N RLK_00M_MINI# RN OHM LK_00M_MINI# () E PF/0V UTeK OMPUTER.IN LKEN had_lai N 0, 0, 00 ate: heet of.00

5 (0) H#[..] (0) H#[..] (0) HREQ#[0..] (0) HT#0 (0) HT# (0) HTP#0 (0) HTN#0 (0) HI#0 (0) HTP# (0) HTN# (0) HI# (0) HTP# (0) HTN# (0) HI# (0) HTP# (0) HTN# (0) HI# (0) H# (0) HTRY# (0) HRY# (0) HEFER# (0) HHITM# (0) HHIT# (0) HLOK# (0) HR#0 (0) HNR# (0) HPRI# (0) HY# (0) HR#[0..] (0,) PU_RT# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# HREQ#0 HREQ# HREQ# HREQ# HREQ# HR#0 HR# HR# J K J K J M N R N N M N N N R R U R R V U U V U Y Y V Y E K E M V K L K0 F J M E E W W0 V P0 W U U0 U U T0 Y T 0 F Y0 NU H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# REERVE REERVE REERVE REERVE HREQ#0 HREQ# HREQ# HREQ# HREQ# HT#0 HT# HTP#0 HTN#0 HINV#0 HTP# HTN# HINV# HTP# HTN# HINV# HTP# HTN# HINV# H# HTRY# HRY# HEFER# HHITM# HHIT# HLOK# HREQ0# HNR# HPRI# HY# HR#0 HR# HR# HPURT# HPREQ# HERY# F OM stuff H0 H H H H H H H H H H0 H H H H H H H H H H0 H H H H H H H H H H0 H H H H H H H H H H0 H H H H H H H H H H0 H H H H H H H H H H0 H H H HWIN HOMP HROMP HVREF HVREF HLKP HLKN MH_QLK P M P M N M0 L0 M K J 0 F0 F F E J 0 H J J F L J H M K M K F H F L M J K H K F E E0 0 0 M M H#[0..] (0) H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H#[..] (0) H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H#[..] (0) H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H#[..] (0) H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# HXWIN_0MIL HXOMP_0MIL HXROMP_0MIL MH_TLVREF_MIL HLK_N HLK_N# HLK_N () HLK_N# () N N PF/0V PF/0V () PE_RXP0 () PE_RXN0 () PE_RXP () PE_RXN () PE_RXP () PE_RXN () PE_RXP () PE_RXN () PE_RXP () PE_RXN () PE_RXP () PE_RXN () PE_RXP () PE_RXN () PE_RXP () PE_RXN () PE_RXP () PE_RXN () PE_RXP () PE_RXN () PE_RXP0 () PE_RXN0 () PE_RXP () PE_RXN () PE_RXP () PE_RXN () PE_RXP () PE_RXN () PE_RXP () PE_RXN () PE_RXP () PE_RXN () MI_RXP0 () MI_RXN0 () MI_RXP () MI_RXN () MI_RXP () MI_RXN () MI_RXP () MI_RXN () LK_00M_N () LK_00M_N# () VO_TLT () VO_TLLK R. HXWIN_0MIL F J H E0 F0 J H0 F F J K K F M M K L U U0 R R P N Y0 Y Y Y 0 F E NU EXP_RXP0 EXP_RXN0 EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP0 EXP_RXN0 EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN EXP_RXP EXP_RXN MI_RXP0 MI_RXN0 MI_RXP MI_RXN MI_RXP MI_RXN MI_RXP MI_RXN LKP LKN MI VO_TRLT VO_TRLLK MH_QLK OM stuff NR Ohm +.0V N EXP_TXP0 EXP_TXN0 EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP0 EXP_TXN0 EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN EXP_TXP EXP_TXN MI_TXP0 MI_TXN0 MI_TXP MI_TXN MI_TXP MI_TXN MI_TXP MI_TXN EXP_OMPO EXP_OMPI NR % NR.OHM % N 0 0 E F J J K L M M N P T T U U V V W W Y Y N 0.UF/V PE_TXP0 PE_TXN0 PE_TXP PE_TXN PE_TXP PE_TXN PE_TXP PE_TXN PE_TXP PE_TXN PE_TXP PE_TXN PE_TXP PE_TXN PE_TXP PE_TXN PE_TXP PE_TXN PE_TXP PE_TXN PE_TXP0 PE_TXN0 PE_TXP PE_TXN PE_TXP PE_TXN PE_TXP PE_TXN PE_TXP PE_TXN PE_TXP PE_TXN N N N N N N N N N N0 N N N N N N N N N N0 N N N N N N N N N N0 N N N_PIE_OMP_0MIL MI_TXP0 () MI_TXN0 () MI_TXP () MI_TXN () MI_TXP () MI_TXN () MI_TXP () MI_TXN () MH_TLVREF_MIL 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V N +.V N NR UF/.V.Ohm % +.0V N PE_TXP0 () PE_TXN0 () PE_TXP () PE_TXN () PE_TXP () PE_TXN () PE_TXP () PE_TXN () PE_TXP () PE_TXN () PE_TXP () PE_TXN () PE_TXP () PE_TXN () PE_TXP () PE_TXN () PE_TXP () PE_TXN () PE_TXP () PE_TXN () PE_TXP0 () PE_TXN0 () PE_TXP () PE_TXN () PE_TXP () PE_TXN () PE_TXP () PE_TXN () PE_TXP () PE_TXN () PE_TXP () PE_TXN () NR Ohm % NR % MH_TLVREF_MIL (0) N HXOMP_0MIL HXROMP_0MIL +.0V NR 0.Ohm % NR.Ohm % N Lakeport- had Lai UTek omputer IN. 0 ate:, 0, 00 heet of

6 NU M_0 M_Q0 M_ M_0 Q_0 U W M_Q#0 M_ M_ Q_#0 R 0 M_M0 M_ M_ M_0 R 0 M_ M_ Y0 M_0 M_ M_ Q_0 P M_ M_ M_ Q_ P M_ M_ M_ Q_ U Y M_ M_ M_ Q_ V Y M_ M_ M_ Q_ N M_ M_0 M_ Q_ P Y M_ M_ M_0 Q_ U W M_ M_ M_ Q_ U M_ M_ M_Q M_ Q_ M_Q# M_WE# Q_# M_M M_# WE_# M_ Y M_R# _# M_ R_# Q_ W M_ Q_ Y M_0 (,) M_0 _0 Q_0 (,) M_0 M_ (,) M_ Y _ Q_ (,) M_ M_ (,) M Q_ V (,) M_ M_ M_#0 Q_ W M_ M_# _#0 Q_ M # Q_ Y _# Y M_Q _# Q_ Y M_Q# Q_# 0 M_M (,) M_KE0 KE_0 M_ 0 (,) M_KE0 (,) M_KE Y KE_ (,) M_KE M_ KE_ Q_ W M_ KE_ Q_ Y0 M_ Q_ M_ (,) M_OT0 W OT_0 Q_ (,) M_OT0 M_0 (,) M_OT Y OT_ Q_0 (,) M_OT Y M_ OT_ Q_ 0 M_ OT_ Q_ M_ Q_ Y +.V N NR KOhm % NR0 KOhm % M_LK0 M_LK#0 M_LK M_LK# N_MEMVREF N Y Y K K Y H0 H Y W W K0 N M 0.UF/V L K LK_0 LK_#0 LK_ LK_# LK_ LK_# LK_ LK_# LK_ LK_# LK_ LK_# REERVE REERVE REERVE REERVE0 REERVE MVREF0 R_ RV_TP[] RV_TP[0] OM stuff Q_ Q_# M_ Q_ Q_ Q_ Q_ Q_ Q_ Q_0 Q_ Q_ Q_# M_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_# M_ Q_0 Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_# M_ Q_ Q_ Q_0 Q_ Q_ Q_ Q_ Q_ Q_ Q_# M_ Q_ Q_ Q_ Q_ Q_0 Q_ Q_ Q_ U R P M0 M V0 M P R P0 T0 U V T P V V U V T R U P P0 P R R N M0 U U P N0 0 L L F E0 M M F F E E MH_QLK M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_Q M_Q# M_M M_Q M_Q# M_M M_Q M_Q# M_M M_Q M_Q# M_M M_Q M_Q# M_M N +.V M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_WE# M_# M_R# M_#0 M_# M_LK0 M_LK#0 M_LK M_LK# N_MEMVREF NR 0.Ohm % OOMP NR 0.Ohm % OOMP0 NR 0.Ohm % ROMP ROMP0 NR 0.Ohm % N 0.UF/V N Y 0 Y Y0 W Y W Y Y 0 W W0 Y Y V0 V U0 M M V W L L P R U0 T0 J J L M K K M J J L NU M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ WE_# _# R_# _0 _0# _# _# _# KE_0 KE_ KE_ KE_ OT_0 OT_ OT_ OT_ LK_0 LK_#0 LK_ LK_# LK_ LK_# LK_ LK_# LK_ LK_# LK_ LK_# REERVE MVREF R_ RV_TP[] RV_TP[] M_OOMP_ M_OOMP_0 M_ROMP M_ROMP0 OM stuff Q_0 Q_0# M_0 Q_0 Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_# M_ Q_ Q_ Q_0 Q_ Q_ Q_ Q_ Q_ Q_ Q_# M_ Q_ Q_ Q_ Q_ Q_0 Q_ Q_ Q_ Q_ Q_# M_ Q_ Q_ Q_ Q_ Q_ Q_ Q_0 Q_ Q_ Q_# M_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_# M_ Q_0 Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_ Q_# M_ Q_ Q_ Q_0 Q_ Q_ Q_ Q_ Q_ Q_ Q_# M_ Q_ Q_ Q_ Q_ Q_0 Q_ Q_ Q_ M M L L L P P J L M0 P V R W U V V M R R R R0 V T P M M V M N R P T U R P M M V M P R P T T V R U N R M P R P U P M R P P N L R U M M J L J F F L J Y F F MH_QLK M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_Q0 M_Q#0 M_M0 M_Q M_Q# M_M M_Q M_Q# M_M M_Q M_Q# M_M M_Q M_Q# M_M M_Q M_Q# M_M M_Q M_Q# M_M M_Q M_Q# M_M () M_[:0] () M_[:0] (,) M_M[:0] () M_#0 (,) M_# (,) M_WE# (,) M_# (,) M_R# (,) M_LK0 () M_LK#0 () M_LK () M_LK# () M_Q#[:0] M_Q# () M_Q () M_Q# () M_Q () M_Q# () M_Q () M_Q# () M_Q () M_Q# () M_Q () M_Q# () M_Q () M_Q# () M_Q () M_Q#0 () M_Q0 () M_[:0] () M_[:0] (,) M_M[:0] () M_#0 (,) M_# (,) M_WE# (,) M_# (,) M_R# (,) () M_Q[:0] () M_Q[:0] () M_Q#[:0] M_LK0 () M_LK#0 () M_LK () M_LK# () M_Q# () M_Q () M_Q# () M_Q () M_Q# () M_Q () M_Q# () M_Q () M_Q# () M_Q () M_Q# () M_Q () M_Q# () M_Q () M_Q#0 () M_Q0 () Lakeport- had Lai UTek omputer IN. 0 ate:, 0, 00 heet of

7 * EXP_LR : PIEX Lane Reversal trap election 0 : Reverse : Normal ( IPU ) R. N NR KOhm % N (,) (,) (,) NR KOhm % PU_EL0 PU_EL PU_EL EXP_LR EXP_EN +.V N NT NT F H L0 K H0 L K L F0 N M L R U M L NUE EL0 EL EL LLZTET XORTET RV_TP[] EXP_LR RV_TP[] EXP_EN RV_TP[] REERVE REERVE REERVE REERVE REERVE REERVE V N MI HYN VYN RE REEN LUE RE# REEN LUE# _T _LK IREF REFLKP REFLKN EXTT# REERVE REERVE RTIN# PWROK IH_YN# F K H J J N N0 0 J H J0 M V0 J J M RRT_HYN RRT_VYN N_RT_R N_RT_ N_RT_ N NR Ohm % NR /P +.V N_EXTT# NR / NR / NR /P N NR0 0KOhm +.V N RT_HYN (,) RT_VYN (,) RT (,) RT K (,) LK_M_N () LK_M_N# () NR 0 / PLT_RT# (,,,,0,,,,,) VRM_PWR (,,,,) IH_YN# () NR 0 / N NR 0 / NR / NR / NR0 / RT_R (,) RT_ (,) RT_ (,) W W V V E J J 0 Y0 Y F U0 V 0 0 N N N N N N N N N N0 REERVE0 REERVE REERVE REERVE REERVE REERVE REERVE REERVE REERVE REERVE REERVE0 REERVE0 REERVE REERVE REERVE REERVE N N0 N N N N N N N N N REERVE REERVE REERVE REERVE REERVE REERVE REERVE REERVE REERVE REERVE K J J L L0 J L K J MH_QLK OM stuff Lakeport- had Lai UTek omputer IN. 0 ate:, 0, 00 heet of

8 +.V +.V +.V +.V NL /00Mhz NL /00Mhz NL /00Mhz m >0m >0m N0 UF/.V ML UF/.V (00) XR 0% N N UF/.V ML UF/.V (00) XR 0% N N UF/.V ML UF/.V (00) XR 0% N +.0V +.V N P H J K F0 K0 K K J K K J H H 0 F F F F F0 F F F F P P0 P F H J K L M N P F E E E E NUF V00 V0 V V V V V V V V V V V V V V V V V V V V V V0 V V V V V V V V V V V0 V V V V V V V V V0 V0 V0 VTT VTT VTT VTT0 VTT VTT VTT VTT VTT VTT VTT VTT0 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT VM VM VM VM VM VM VM VM VM VM0 VM VM VM VM VM VM VM VM VM VM VM VM VM0 VM VM VM VM VM V_EXP V_EXP V_EXP0 V_EXP V_EXP V_EXP V_EXP V_EXP V_EXP0 V_EXP V_EXP V_EXP V_EXP V_EXP V_EXP V_EXP V_EXP V_EXP V_EXP V_EXP V_EXP V_EXP V_EXP V_EXP V_EXP V_EXP V_EXP0 V_EXP V_EXP V_EXP V_EXP V_EXP V_EXP V_EXP V_EXP V_EXP V_EXP +.V 0 Y W W V V W W W W W W0 W V V V 0 N N N N0 N R R0 E R R U U U U V V V V E V0 V Y E N +.V 00m +.V N 0.UF/0V N +.V N 0UF/.V N +.0V N 0UF/.V N N0 0.UF/0V N0 0UF/.V N 0UF/.V N 0.UF/0V N 0UF/.V N UF/.V N 0.UF/0V N UF/.V N 0.UF/0V N UF/.V N 0.UF/0V N UF/.V N UF/.V N UF/.V N UF/.V N UF/.V N UF/.V N UF/.V +.V NL /00Mhz m N UF/.V ML UF/.V (00) XR 0% N N UF/.V ML UF/.V (00) XR 0% N_V_PLL_0MIL N_V_MPLL_0MIL N_V_HPLL_0MIL N_V_XPLL_0MIL N 0 VPLL VMPLL VHPLL VPLL V_ V_ V_ V_EXPPLL V_ OM stuff MH_QLK N Lakeport- had Lai UTek omputer IN. 0 ate:, 0, 00 heet of

9 +.V +.V +.V N N N ate: heet of, 0, 00 UTek omputer IN. Lakeport - 0 had Lai ate: heet of, 0, 00 UTek omputer IN. Lakeport - 0 had Lai ate: heet of, 0, 00 UTek omputer IN. Lakeport - 0 had Lai OM stuff OM stuff V V V 0 V0 V V V V0 V Y V Y V Y V Y V0 W V W V W0 V U V U V U V U V R V0 R V0 R V0 R0 V0 R V F V0 R V0 R V U0 V U V U V U V0 U V U V U V V V V V V V F V F V F V V V V V0 V V V V V0 V V V V V V W V W V W V W V W V Y V Y V Y V Y V V V V V 0 V V V V V 0 V V V V V0 V V V 0 V V V V V0 V0 J V V V V V V E V E V E0 V E V0 E V J V E V E V F V F V0 F V F V F V J0 VM0 0 VM Y V W V V V V V0 V V U V R V R V V V 0 V V E V E V E V F V0 F0 V F V F V W V W V Y0 V Y V Y V Y V0 Y V V V V Y V V V V V0 0 V V V V V E V V J V NU MH_QLK NU MH_QLK V V V V V V V V V V0 V V V V V V V V V V0 V 0 V V V V V V V V V0 V V V V V V V V F V F V0 F V F V F V F V F V F V 0 V V V V0 V V V H V J V J0 V J0 V J V J V J V00 J V0 K V0 K V0 K V0 K0 V0 L V0 L V0 L V0 L V0 L0 V0 L V L V L V L V L V L V L V L V L V0 V0 V0 V0 V0 V0 V0 V V 0 V V V 0 V V 0 V V E V0 E V E V E V E V E V E V E V E0 V E V E V0 F V F V F V F V F V F V F V V V V0 V 0 V V V V 0 V V V V V0 V V V V H V H V H V H V H V J V0 J V J V J0 V J V J V J V J V J V J V K V0 K V K V K V K0 V K V K V K V K0 V K V K NUH MH_QLK NUH MH_QLK

10 () H#[..] () HREQ#[0..] H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# HREQ#0 HREQ# HREQ# HREQ# HREQ# PU L 0# P 0# M 0# L 0# M 0# R 0# T 0# U 0# T # U # U # V # V # W # N RV P RV K REQ0# J REQ# M REQ# K REQ# J REQ# # NR# HIT# RP# PRI# Y# RY# HITM# IERR# INIT# LOK# TRY# INIT# EFER# MERR# P0# P# H E P E U U H_IERR# VTTOUT_L H# () HNR# () HHIT# () HPRI# () HY# () HRY# () HHITM# () HT HINIT# () HLOK# () HTRY# () HEFER# () HRN () H#[0..] () HI#0 () HTN#0 () HTP#0 H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# PU 00# 0# 0# 0# 0# 0# 0# 0# 0 0# 0# 0 0# # # # # # I0# TN0# TP0# # # # # # # # # 0# # # # # # # # I# TN# TP# E E F F E E F0 E F E 0 H# H# H# H# H# H# H# H# H#0 H# H# H# H# H# H# H# H#[..] () HI# () HTN# () HTP# () () HT#0 R T0# OHM () H#[..] H#[..] () () H#[..] H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# W Y Y F F # # # 0# # # # # # # # # # 0# # R0# TETHI0 TETHI0 TETHI0 P0# P# P# P# TLREF0 TLREF F H J H H J H H HTETHI0 HTETHI0 HTETHI0 TLVREF0_0MIL OHM HRN OHM HRN OHM HRN HR#0 () VTTOUT_L () HI# () HTN# () HTP# H# H# H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# F F E E0 0 F F E F F E # # # # 0# # # # # # # # # # 0# # I# TN# TP# # # 0# # # # # # # # # # 0# # # # I# TN# TP# 0 0 H# H# H#0 H# H# H# H# H# H# H# H# H# H#0 H# H# H# HI# () HTN# () HTP# () H H J J # # # # OKET 00 VTTOUT_R E RV RV TLREF E MH_TLVREF_MIL () PU_TLREF0- Voltage ivider HR Ohm % () HT# T# TLREF_EL H H 0.UF/V TLVREF0_0MIL HR TLREF0 N VTTOUT_R H UF/.V HR % HR Ohm N REET# PU_RT# (,) VTTOUT_R R0# R# R# F HR#0 HR# HR# HR#[0..] () PU_TLREF- Voltage ivider HR Ohm % OKET 00 PU OKET :00 PU OKET :00 change to 000N () TLVREF_0MIL HR TLREF H UF/.V N HR % L- had Lai UTek omputer IN. 0 ate:, 0, 00 heet of 0

11 +.0V HL 0UH () HMI# () H0M# () HFERR# () HINTR () HNMI () HINNE# () HTPLK# PU_V_0MIL H 0UF/.V PU P MI# K 0M# R FERR#/PE# K LINT0/INTR L LINT/NMI N INNE# M TPLK# V TETHI_0 TETHI_ TETHI_ TETHI_ TETHI_ TETHI_ TETHI_ TETHI_ TETHI_ TETHI_ TETHI_ RV RV RV RV F F F W P W L U E H_TETHI_0 H_TETHI H_TETHI_ H_TETHI_ H_TETHI_ H_TETHI_ H_TP_PU_ H_TETHI_ H_TP_PU_ Reserved HR0 HPULP# () H_TETHI_0 H_TETHI H_TETHI_ H_TETHI_ H_TETHI_ H_TETHI_ H_TP_PU_ +.0V HR Ohm HR Ohm VTTOUT_L OHM HRN OHM HRN OHM HRN OHM HRN HR Ohm +.0V HL HV H 0UF/.V PU_VIO_0MIL V VIOPLL F/TLREF RV/TLREF FOREPR# RV F 0 K H FOREPH# TLVREF_0MIL (0) TW MXM_OK () HR VTTOUT_R VTTOUT_R FOREPH# HR % H_TP_PU_ HR Ohm VTTOUT_R +.V 0UH HL 0UH PU_V_0MIL V_PLL PWROO PROHOT# THERMTRIP# N L M PROHOT# H 00PF/0V PUPWR () THERMTRIP# () % HQ N00 THRO_PU () N N N VI0 (,) VR_VI0 (,) VR_VI (,) VR_VI (,) VR_VI (,) VR_VI (,) VR_VI (,) VR_VI.KOHM HRN.KOHM HRN.KOHM HRN.KOHM HRN.KOHM HRN.KOHM HRN.KOHM HRN.KOHM HRN HT HVI0 HVI HVI HVI HVI HVI HVI HVI VI_EL M L M L K L M M N VI0 VI VI VI VI VI VI VI VI_EET OMP0 OMP OMP OMP OMP OMP OMP OMP OMP T R J T Y E H_OMP0 H_OMP H_OMP H_OMP H_OMP H_OMP H_OMP H_OMP H_OMP Impedance elect: P is for 0ohm system bus impedance H_OMP0 H_OMP H_OMP H_OMP H_OMP H_OMP H_OMP H_OMP HR.Ohm % HR.Ohm % HR.Ohm % HR.Ohm % HR.Ohm % HR0.Ohm % HR.Ohm % HR.Ohm % VTTOUT_L VTTOUT_R (,) (,) HLK_PU HLK_PU# PU_TEMP+ PU_TEMP- F E L K J H LK0 LK KTO# THERM THERM RV RV IMPEL PEI N RV F L IMPEL HR Ohm N H_OMP HR.Ohm % N N () VENE () VENE N N V_ENE V_ENE MI MI0 V W MI MI0 HR Ohm HR Ohm PU Temperature +V HR 00 ohm for MXIM VORE N N L L V_M_REULTION V_M_REULTION V ENE OOTELET V ENE LL_I0 Y V N (,) (,) E_MK_TM E_M_TM () THRM_PU# N HU MLK V MT XP LERT# XN N THERM#.0V~.V Max: m OM stuff N H 00PF/0V PU_TEMP+ PU_TEMP- PU_THERM# H HR R. 0.UF/0V ML 0.UF/0V (00) XR 0% N FORE_OFF# (,,) F RV LL_I OKET 00 L- had Lai UTek omputer IN. 0 ate:, 0, 00 heet of

12 VTTOUT_R H_TK H_TI H_TO H_TM H_TRT# PU E TK TI F TO TM TRT# VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 VTT VTT VTT VTT VTT VTT VTT VTT VTT VTT0 VTT VTT VTT VTT +.0V VTTOUT_R +VU R. HR 0KOhm HQ UMKN HQ N UMKN VRM_PWR (,,,,) HT HT0 HT HT HT HT HT HT HT HT HT PM#0 HRN PM# Ohm HRN PM# Ohm HRN PM# Ohm HRN Ohm /ITP PM# HRN H_TM Ohm HRN H_TO Ohm HRN H_TI Ohm HRN Ohm /ITP H_TK HRN Ohm HRN PM# Ohm HRN H_TRT# Ohm HRN Ohm Must mounted N HR PM#0 PM# PM# PM# PM# PM# J J F PM0# PM# PM# PM# PM# PM# VTTPWR M VTTPWR N VTTOUT_L R# HT HLK_PU (,) HR K J ITPLKOUT0 ITPLKOUT VTTOUT_R VTTOUT_L HT HLK_PU# (,) Ohm H_TET N E E RV RV RV RV0 VTT_OUT_R VTT_OUT_L J HT HT PU_RT# (,0) RTON# (,) +.0V 0 E RV RV RV H 0.UF/V H0 0.UF/V H 0.UF/V H 0.UF/V HRN KOhm HRN KOhm HRN KOhm HRN KOhm N N (,) PU_EL0 (,) PU_EL (,) PU_EL H0 0 EL0 EL EL VTT_EL F VTT_EL HT OKET 00 L- had Lai UTek omputer IN. 0 ate:, 0, 00 heet of

13 TP_PU_E TP_PU_J VORE N N N N ate: heet of, 0, 00 UTek omputer IN. L- 0 had Lai ate: heet of, 0, 00 UTek omputer IN. L- 0 had Lai ate: heet of, 0, 00 UTek omputer IN. L- 0 had Lai V V V V V V0 V V V V 0 V V V H V H V H V0 H V H V H V H V H V H V H V H V H V H V0 H0 V H V H V J V J V J V J V J V J V J V0 J V J V J V J V J V K V K V K V K V K V0 K V K V K V K V K V K V K V L V L V L V00 L V0 L V0 L V0 L V0 L V0 L V0 L V0 L V0 L0 V0 L V M V M V M V M V M V M V M V M V K V K V K V K V K V K V K0 V K V L V M V M V M V M V M V0 M V M V M0 V M V N V N V N V N V N V N V0 N V0 N0 V0 N V0 P V0 R V0 T V0 T V0 T V0 T V0 T V00 T V T V T0 V T V U V U V U V U V U V U V0 U V U0 V U V V V W V W V W V W V W V W V0 W V W0 V W V Y V Y V Y V Y V Y V Y V Y V0 Y0 V Y PUE OKET 00 PUE OKET 00 HR KOhm HR KOhm V0 K0 V0 K V K V L0 V L V L V L V L0 V L V L V L V0 L V M V M0 V M V M V M V M0 V M V0 M V M V M V M V N V N0 V N V N V N V0 N V N0 V N V N V N V N V V V V0 V 0 V V V V 0 V V V V V0 V V V V V V V V V V0 V K V L V0 L V L V L V L V L V L V L V L0 V L V L V0 M V M V N V N V N V P V P V P V P V P V0 P V P V P0 V P V P V R V R V R V R V R V0 R V R V R V R0 V R V R V T V T V T V0 U V V V V V V V V V V V V V V V V V V0 V0 V V V V W V W V Y V Y V Y PU OKET 00 PU OKET 00 V V V V V V V V V0 V V V V V V V 0 V V V0 V V V V V V V V 0 V V0 V V V V V E0 V E V E V E V E V0 E0 V E V E V E V E V E V E V E0 V E V E V0 F0 V F V F V F V F0 V F V F V F V F V F V0 F RV RV RV E RV0 E RV F RV J PUF OKET 00 PUF OKET 00 HR0 KOhm HR0 KOhm

14 IMM_VREF IMM_VREF IMM_VREF M_Q# M_Q0 M_Q M_Q _MK_V _M_V M_Q# M_Q# M_Q M_M M_M M_Q M_M0 M_M M_Q M_Q#0 M_M M_Q M_Q M_Q# M_Q# M_Q# M_M M_M M_Q# M_M M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_0 M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ M_ M_0 M_ M_ M_Q0 M_ M_ M_M M_Q# M_Q M_Q M_ M_0 M_ M_ M_0 M_ M_Q M_0 M_Q# M_ M_ M_ M_ M_ M_ M_ M_M M_Q M_ M_0 M_ M_ M_ M_ M_ M_Q M_Q# M_ M_ M_ M_M M_M M_ M_ M_ M_Q# M_Q# M_0 M_ M_ M_ M_ M_M M_Q# M_ M_Q M_Q# M_ M_ M_ M_ M_ M_ M_ M_ M_ M_M M_ M_0 M_ M_ M M_V M_M0 M_ M_ M_ M_ M_ M_ M_Q M_ M_ M_0 M_M M_Q#0 M_ M_ M_ M_ M_ M MK_V M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_0 M_ M_ M_ M_ M_ M_ M_ +.V +V N N N +0.V N +.V +.V N +.V N N N +V +V N N N M_[:0] () M_[:0] (,) M_ (,) M_0 (,) M_ (,) M_#0 (,) M_# (,) M_KE0 (,) M_KE (,) M_# (,) M_R# (,) M_WE# (,) M_OT (,) M_OT0 (,) _MK_V (,,) _M_V (,,) M_M[:0] () M_Q[:0] () M_Q#[:0] () M_[:0] () M_ (,) M_WE# (,) M_#0 (,) M_R# (,) M_0 (,) M_ (,) M_# (,) M_KE (,) M_# (,) M_KE0 (,) M_[:0] (,) M_Q[:0] () M_OT0 (,) M_OT (,) M_Q#[:0] () M_M[:0] () M_LK () M_LK# () M_LK0 () M_LK#0 () M_LK () M_LK# () M_LK0 () M_LK#0 () ate: heet of ustom, 0, 00 UTek omputer IN. R O-IMMs 0 had Lai ate: heet of ustom, 0, 00 UTek omputer IN. R O-IMMs 0 had Lai ate: heet of ustom, 0, 00 UTek omputer IN. R O-IMMs 0 had Lai IMM_VREF Power ap ddress = 0 ddress = 00 lose to IMM lose to IMM lose to IMM OM stuff 000 V V V V V V V V V V0 0 V V 0 VP N N 0 N 0 N NTET VREF N0 0 N 0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V 0 V V V V V V0 V V V V V V 0 V V V V0 V V V V V V V V V V0 V V V V 0 V V 0 V NP_N 0 NP_N 0 IMM R_IMM_00P 000 IMM R_IMM_00P 000 UF/0V UF/0V UF/0V UF/0V L /00Mhz L /00Mhz R KOhm % R KOhm % UF/0V UF/0V 00PF/0V 00PF/0V 00PF/0V 00PF/0V UF/0V UF/0V 0.UF/V 0.UF/V /P # 0 # K0 0 K0# K K# KE0 KE 0 # R# 0 WE# L OT0 OT M0 0 M M M M 0 M M 0 M Q0 Q Q Q 0 Q Q Q Q Q#0 Q# Q# Q# Q# Q# Q# Q# Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q 0 Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q 0 Q Q Q Q Q Q0 Q Q Q 0 Q Q Q Q Q Q Q0 0 Q Q _ Q IMM R_IMM_00P 000 IMM R_IMM_00P /P # 0 # K0 0 K0# K K# KE0 KE 0 # R# 0 WE# L OT0 OT M0 0 M M M M 0 M M 0 M Q0 Q Q Q 0 Q Q Q Q Q#0 Q# Q# Q# Q# Q# Q# Q# Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q 0 Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q 0 Q Q Q Q Q Q0 Q Q Q 0 Q Q Q Q Q Q Q0 0 Q Q _ Q IMM R_IMM_00P 000J IMM R_IMM_00P 000J UF/0V UF/0V V V V V V V V V V V0 0 V V 0 VP N N 0 N 0 N NTET VREF N0 0 N 0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V 0 V V V V V V0 V V V V V V 0 V V V V0 V V V V V V V V V V0 V V V V 0 V V 0 V NP_N 0 NP_N 0 IMM R_IMM_00P 000J IMM R_IMM_00P 000J R KOhm % R KOhm %

15 (,) M_[:0] (,) M_[:0] +0.V (,) M_#0 (,) M_R# (,) M_OT (,) M_# (,) M_WE# M_ M_0 M_ RN Ohm RNH Ohm RNE Ohm RN Ohm RN Ohm RNE Ohm 0 RN Ohm RNF Ohm UF/0V (,) M_ (,) M_0 (,) M_KE M_ M_0 M_ M_ M_ RN Ohm RNH Ohm 0 RN Ohm RNF Ohm RNH Ohm RN Ohm RN Ohm RN Ohm 0 UF/0V (,) M_ (,) M_KE0 M_ M_ M_ M_ M_ M_ RN Ohm RN Ohm RN Ohm RN Ohm RNE Ohm RNF Ohm 0 RN Ohm RN Ohm UF/0V (,) M_# (,) M_OT0 Ohm R Ohm R UF/0V (,) M_ (,) M_0 M_ M_ M_ M_ M_0 M_ RNH Ohm RNF Ohm 0 RN Ohm RNH Ohm RN Ohm RNF Ohm RN Ohm RNE Ohm UF/0V (,) M_KE (,) M_ (,) M_KE0 M_ M_ M_ M_ M_ 0 RN Ohm RNE Ohm RNH Ohm RNF Ohm RN Ohm RN Ohm RN Ohm RN Ohm UF/0V (,) M_#0 (,) M_OT0 (,) M_# (,) M_WE# (,) M_R# M_0 M_ M_ RN Ohm 0 RN Ohm RN Ohm RN Ohm RN Ohm RN Ohm RNE Ohm RN Ohm UF/0V (,) M_OT (,) M_# Ohm Ohm R R UF/0V N UTek omputer IN. R TERMINTION had Lai ustom 0, 0, 00 ate: heet of

16 () () (,) (,). VO_TLLK VO_TLT () () () () () () () () () () () TM_TX0P TM_TX0N TM_TXP TM_TXN TM_TXP TM_TXN TM_TXP TM_TXN MXM_HP () HMI_L () HMI_ (,) RT K (,) RT (,) RT_ (,) RT_R (,) RT_ (,) RT_HYN (,) RT_VYN () () () () () () E_MK_TM E_M_TM LV_V_EN L_KLT_EN () () () () () () () () () () () () R. LV_U0P LV_U0N LV_UP LV_UN LV_UP LV_UN LV_ULKP LV_ULKN LV_L0P LV_L0N LV_LP LV_LN LV_LP LV_LN LV_LLKP LV_LLKN (0) (0) (0) 0 0 R VO_TLLK_M VO_TLT_M R TV_Y TV_ TV_V LV_EI_K LV_EI_ R MXM_MK_TM MXM_M_TM R MXM VI TX0 VI TX0# VI TX VI TX# VI TX VI TX# VI LK VI LK# VI HP VI HP/N _LK _T _LK _T V_LU V_RE V_RN V_HYN V_VYN LV_PPEN LV_LEN LV_L_RHT LV_UTX0 LV_UTX0# LV_UTX LV_UTX# LV_UTX LV_UTX# LV_UTX LV_UTX# LV_ULK LV_ULK# LV_LTX0 LV_LTX0# LV_LTX LV_LTX# LV_LTX LV_LTX# LV_LTX LV_LTX# LV_LLK LV_LLK# IP_UTX0 IP_UTX0# IP_UTX IP_UTX# IP_UTX IP_UTX# IP_ULK IP_ULK# IP_LTX0/VI TX0 IP_LTX0#/VI TX0# IP_LTX/VI TX IP_LTX#/VI TX# IP_LTX/VI TX IP_LTX#/VI TX# IP_LLK/VI LK IP_LLK#/VI LK# TV_Y/HTV_Y/TV_V TV_/HTV_Pr TV_V/HTV_Pb _LK _T M_LK M_T MXM_0P VI V LV IP TV-OUT PEX MU OTHER 00 PEX_TX0 PEX_TX0# PEX_RX0 PEX_RX0# PEX_TX PEX_TX# PEX_RX PEX_RX# PEX_TX PEX_TX# PEX_RX PEX_RX# PEX_TX PEX_TX# PEX_RX PEX_RX# PEX_TX PEX_TX# PEX_RX PEX_RX# PEX_TX PEX_TX# PEX_RX PEX_RX# PEX_TX PEX_TX# PEX_RX PEX_RX# PEX_TX PEX_TX# PEX_RX PEX_RX# PEX_TX PEX_TX# PEX_RX PEX_RX# PEX_TX PEX_TX# PEX_RX PEX_RX# PEX_TX0 PEX_TX0# PEX_RX0 PEX_RX0# PEX_TX PEX_TX# PEX_RX PEX_RX# PEX_TX PEX_TX# PEX_RX PEX_RX# PEX_TX PEX_TX# PEX_RX PEX_RX# PEX_TX PEX_TX# PEX_RX PEX_RX# PEX_TX PEX_TX# PEX_RX PEX_RX# LK_REQ# PEX_RT# PEX_REFLK PEX_REFLK# THERM# PRNT# PRNT# RUNPWROK NP_N NP_N IE IE LK_MXM_REQ# MXM_PRN# N _LK, _T, _LK, _T, _LK, _T, hould have.k PULL-UP to +.V on MXM Module T N PE_TXP0 () PE_TXN0 () PE_RXP0 () PE_RXN0 () PE_TXP () PE_TXN () PE_RXP () PE_RXN () PE_TXP () PE_TXN () PE_RXP () PE_RXN () PE_TXP () PE_TXN () PE_RXP () PE_RXN () PE_TXP () PE_TXN () PE_RXP () PE_RXN () PE_TXP () PE_TXN () PE_RXP () PE_RXN () PE_TXP () PE_TXN () PE_RXP () PE_RXN () PE_TXP () PE_TXN () PE_RXP () PE_RXN () PE_TXP () PE_TXN () PE_RXP () PE_RXN () PE_TXP () PE_TXN () PE_RXP () PE_RXN () PE_TXP0 () PE_TXN0 () PE_RXP0 () PE_RXN0 () PE_TXP () PE_TXN () PE_RXP () PE_RXN () PE_TXP () PE_TXN () PE_RXP () PE_RXN () PE_TXP () PE_TXN () PE_RXP () PE_RXN () PE_TXP () PE_TXN () PE_RXP () PE_RXN () PE_TXP () PE_TXN () PE_RXP () PE_RXN () N N +.V N +V N PLT_RT# (,,,,0,,,,,) LK_00M_MXM () LK_00M_MXM# (). 0.UF/V T RN KOhm RN KOhm R. (,) +V +V R. N N MXM_OK N PIF_OUT PWR_R +.V THERM# -- Open ollector Output, ctive Low, V tolerant LK_REQ# -- Output, Open rain, ctive Low 0UF/.V 0UF/.V UF/.V 0UF/.V 0.UF/V 0.UF/V 0.UF/V UF/.V +V N MXM PWR_R PWR_R PWR_R PWR_R PWR_R PWR_R PWR_R PWR_R VRUN_ VRUN_ VRUN_ VRUN_ VRUN_ VRUN_ VRUN_ VRUN_ VRUN_ VRUN_ VRUN VRUN RV RV RV RV RV RV /TT# N N N N N N N0 N N N PIF N N MXM_0P (,,) N N N N N N N N N N0 N N N N N N N N N N0 N N N N N N N N N N0 N N N N N N N N N N0 N N N N N N N N N N0 N N N N 00 R. _OK N R. +V N (,,,) RN KOhm Q UMKN U_ON +V N UTek omputer IN. +V N MXM_OK /TT# : Input, 0K PULL-OWN on Module. 0= nominal performance =high performance PWR_R N MXM_OK () ustom R. RN KOhm Q UMKN 0 RN 00KOhm Q UMKN RN 00KOhm RN 00KOhm RN 00KOhm MXM Interface had Lai, 0, 00 ate: heet of Q UMKN

17 MXM onnector Pin efinition Pin # ignal Name Pin # ignal Name PWR_R PWR_R PWR_R PWR_R PWR_R 0 PWR_R PWR_R PWR_R N N 0 N N PEX_RX# PEX_RX N 0 PEX_RX# PEX_RX N PEX_RX# PEX_RX 0 N PEX_RX# PEX_RX N PEX_RX# 0 PEX_RX N PEX_RX0# PEX_RX0 N 0 PEX_RX# PEX_RX N PEX_RX# PEX_RX 0 N PEX_RX# PEX_RX N PEX_RX# 0 PEX_RX N PEX_RX# PEX_RX N 0 PEX_RX# PEX_RX N PEX_RX# VRUN VRUN VRUN VRUN VRUN VRUN VRUN RUNPWROK VRUN N N N PRNT# PEX_TX# PEX_TX N PEX_TX# PEX_TX N PEX_TX# PEX_TX N PEX_TX# PEX_TX N PEX_TX# PEX_TX N PEX_TX0# PEX_TX0 N PEX_TX# PEX_TX N PEX_TX# PEX_TX N PEX_TX# PEX_TX N PEX_TX# PEX_TX N PEX_TX# PEX_TX N PEX_TX# PEX_TX N PEX_RX 00 PEX_TX# 0 N 0 PEX_TX 0 PEX_RX# 0 N 0 PEX_RX 0 PEX_TX# 0 N 0 PEX_TX 0 PEX_RX# 0 N Pin # ignal Name Pin # ignal Name Pin # ignal Name Pin # ignal Name PEX_RX PEX_TX# N PEX_TX PEX_RX0# N PEX_RX0 PEX_TX0# N 0 PEX_TX0 PEX_REFLK# PEX_REFLK LK_REQ# PEX_RT# RV 0 RV M_T M_LK THERM# V_HYN 0 V_VYN _LK _T IP_RV IP_RV 0 IP_RV IP_RV IP_RV /TT# IP_RV 0 IP_RV IP_RV IP_RV IP_RV IP_RV 0 IP_RV IP_RV N IP/VI LK# IP/VI LK 0 VI HP/N RV RV N IP/VI TX# 0 IP/VI TX N IP/VI TX# IP/VI TX N 00 0 IP/VI TX0# 0 0 IP/VI TX0 0 0 VI HP 0 0 VI LK# 0 0 VI LK 0 N VI TX# VI TX N VI TX# 0 VI TX VRUN N N VI TX0# VRUN VI TX0 VRUN N 0 VRUN PRNT# TV_/HTV_Pr N TV_Y/HTV_Y/TV_V N TV_V/HTV_Pb N V_RE N V_RN N V_LU N LV_ULK# LV_ULK N LV_UTX# LV_UTX PIF LV_UTX#/VI TX# LV_UTX/VI TX N LV_UTX#/VI TX# LV_UTX//VI TX N LV_UTX0#/VI TX# LV_UTX0/VI TX N LV_LLK#//VI TX# LV_LLK/VI TX N LV_LTX# LV_LTX N LV_LTX#/VI TX# LV_LTX/VI TX N LV_LTX#/VI TX# LV_LTX/VI TX N LV_LTX0#/VI TX0# LV_LTX0/VI TX0 N _T _LK LV_PPEN LV_L_RHT LV_LEN MXM PWR & N _T UTek omputer IN. had Lai ize Project Name _LK ustom Rev 0, 0, 00 ate: heet of

18 +VU VRN 00KOhm +V VRN 00KOhm L Power +V () () +V +V_L LV_EI_K LV_EI_ L LV onnector VR EI_LK VL /00Mhz EI_T VL /00Mhz VR V 00PF/0V R. EI_LK_L EI_T_L V 00PF/0V () LV_V_EN VRN 00KOhm VRN 00KOhm VQ LV_EN# LV_EN_ +V_LV IV VQ UMKN N VQ UMKN N V 0.UF/V N V 0.UF/V VL /00Mhz N V 0UF/0V +V_L N V 0.UF/V VL /00Mhz EI_LK_L LV_U0P_L LV_U0N_L LV_UP_L LV_UN_L LV_L0P_L LV_L0N_L LV_LP_L LV_LN_L LV IE IE EI_T_L LV_UP_L LV_UN_L LV_ULKP_L LV_ULKN_L LV_LP_L LV_LN_L LV_LLKP_L LV_LLKN_L N +V_L E 0.UF/V N N IO K_OFF#:When user push "Fn+F" button, IO active this pin to turn off back light. PNEL I = : WX+ 0x00 PNEL I = 0 : WX 0x00 PNEL I0 REERVE FOR VENOR +V_L N Wto_ON_0P 000 VRN N VRN VR () LV_U0N LV_U0N_L () LV_L0N LV_L0N_L (,,,) U_ON LI_OPEN V KOhm % () LV_U0P VL /00Mhz LV_U0P_L VRN () LV_L0P VL /00Mhz LV_L0P_L VRN () L_KLT_EN () L_KOFF# TW V L_EN () LV_UN VRN LV_UN_L () LV_LN VRN LV_LN_L TW E 0.UF/V () LV_UP VL /00Mhz LV_UP_L () LV_LP VL /00Mhz LV_LP_L VRN VRN () L_L_PWM () LI_OPEN +V L_EN VLN LI_OPEN_ON KOHM/00MHz V V V0 V L_EN_ON () L_PWM_ON () LI_OPEN_ON () +V_L () N () LV_UN () LV_UP VRN LV_UN_L VL /00Mhz LV_UP_L () LV_LN () LV_LP VRN LV_LN_L VL0 /00Mhz LV_LP_L 0.UF/V 0.UF/V 00PF/0V 00PF/0V VRN VRN VRN VRN () LV_ULKN LV_ULKN_L () LV_LLKN LV_LLKN_L L_KOFF# L_KLT_EN N +V () LV_ULKP VL /00Mhz LV_ULKP_L () LV_LLKP VL /00Mhz LV_LLKP_L VRN VRN VRN 00KOhm N VRN 00KOhm N. V 0.UF/V N LI_OPEN_ON LI_OPEN_ON_H VR HLL V N OUTPUT ELHLT N LV & INVERTER had Lai UTek omputer IN. 0 ate:, 0, 00 heet of

19 (,) RT_R RT_R VL RT_LR VR RT_LLR E iodes VR % nh V PF/0V r00_h V PF/0V V PF/0V RT_ V RT_R +V N N N N N (,) RT_ RT_ VR % VL nh V PF/0V VR RT_L r00_h V PF/0V RT_LL V PF/0V IP0Z RT_ V N N N N RT_HYN (,) RT_ RT_ VR % VL nh V PF/0V VR RT_L r00_h V PF/0V RT_LL V PF/0V N RT_VYN +V IP0Z N N N N V side VL (,) RT_HYN RT_LHYN nh V0 +V_RT +V PF/0V V 00 V 0.UF/V RT_LL N RT_LHYN RT K_LV RT P_N NP_N 0 NP_N P_N _U_P RT_LLR RT LV RT_LL RT_LVYN (,) +V_RT +V (,) RT RT_VYN. VRN.KOhm.KOhm VRN VL nh N RT_LVYN V PF/0V N +V VR RT V VQ r00_h UMKN +V RT LV V pf/0v N/ N (,) RT K VR RT K_V RT K_LV N +V +V_RT VRN.KOhm.KOhm VRN VQ UMKN r00_h V pf/0v N/ N RT had Lai UTek omputer IN. 0 ate:, 0, 00 heet of

20 V PF/0V () TV_V TV_V VL V_ON VR V 0.UH V 0OHM PF/0V PF/0V N N N V PF/0V () TV_Y TV_Y VL Y_ON VR 0OHM 0.UH V PF/0V V PF/0V TV OUT onnector N N N () TV_ TV_ VR 0OHM N V PF/0V VL _ON 0.UH V V PF/0V PF/0V N N _ON V_ON Y_ON N TV_OUT P_N P_N MINI_IN_P 000 heck OK N V TV_Y TV_V +V N TV_ IP0Z E iode, Place close to onnector UTek omputer IN. TV-OUT onnector had Lai ustom 0, 0, 00 ate: heet of 0

21 hoke : TK M0 prefered VRN () TM_TXP VL TXP_L () TM_TXN /00Mhz TXN_L VRN VRN V () TM_TXP TXP_L HMI_L HMI_ VL +V () TM_TXN /00Mhz TXN_L N VRN VRN HMI_HP () TM_TX0P () TM_TX0N TX0P_L VL /00Mhz TX0N_L IP0Z E iode, Place close to onnector VRN VRN () TM_TXP TXP_L () TM_TXN VL /00Mhz TXN_L +V V 0UF/0V N. VRN HMI+V VF V HMI+V_./V 00 HMI_L VR.KOHM HMI_ VR.KOHM () HMI_L () HMI_ HMI+V VL /00Mhz VR HMI_HP () MXM_HP KOhm % VL /00Mhz TXP_L TXN_L TXP_L TXN_L TX0P_L TX0N_L TXP_L TXN_L HMI_L HMI_ HMI+V_L HMI_HP_L HMI onnector HMI P_N 0 P_N 0 0 P_N P_N VR 0KOhm V 0.UF/V N/ V 00PF/0V HMI_ON_P N N 00X N N N UTek omputer IN. HMI onnector had Lai ustom 0, 0, 00 ate: heet of

22 () LK_M_ PF/0V N () () PI_PR PI_EVEL# () PI_RT# () PI_IRY# T () () () () () PI_ERR# PI_TOP# PI_TRY# PI_PERR# PI_FRME# () () () () PI_NT_# PI_REQ_# PI_INT# PI_INT# () () () P_INT# EXT_I# EXT_MI# T PI_EVEL# PI_IRY# PI_PME# PI_ERR# PI_TOP# PI_LOK# PI_TRY# PI_PERR# PI_FRME# PNT# PNT# PI_REQ_# PI_REQ# PI_REQ# PI_REQ# PI_INT# PI_INT# PI_INT# PI_INT# EXT_I# EXT_MI# _PIO E0 0 F E F F E F E F F U PR EVEL# PILK PIRT# IRY# PME# ERR# TOP# PLOK# TRY# PERR# FRME# PI NT0# NT# NT# NT# NT#/PIO NT#/PIO REQ0# REQ# REQ# REQ# REQ#/PIO PIO/REQ# PIRQ# PIRQ# PIRQ# PIRQ# PIO/PIRQE# PIO/PIRQF# PIO/PIRQ# PIO/PIRQH# IH +V /E0# /E# /E# /E# E PI_0 PI_ PI_ F PI_ E PI_ PI_ E PI_ PI_ PI_ PI_ E PI_0 PI_ PI_ PI_ PI_ PI_ E PI_ PI_ PI_ PI_ 0 PI_0 F PI_ F0 PI_ E PI_ PI_ PI_ PI_ PI_ PI_ PI_ E PI_0 PI_ PI_[:0] () PI_/E#0 () PI_/E# () PI_/E# () PI_/E# () () PIE_NEW_RXN () PIE_NEW_RXP () PIE_NEW_TXN () PIE_NEW_TXP (0) PIE_WLN_RXN (0) PIE_WLN_RXP (0) PIE_WLN_TXN (0) PIE_WLN_TXP () PIE_MINI_RXN () PIE_MINI_RXP () PIE_MINI_TXN () PIE_MINI_TXP () PIE_ET_RXN () PIE_ET_RXP () PIE_ET_TXN () PIE_ET_TXP () PIE_LN_RXN () PIE_LN_RXP () PIE_LN_TXN () PIE_LN_TXP +.V R.Ohm % () MI_TXN0 V () MI_TXP0 V () MI_RXN0 U () MI_RXP0 U () MI_TXN Y () MI_TXP Y () MI_RXN W () MI_RXP W () MI_TXN () MI_TXP () MI_RXN () MI_RXP () MI_TXN () MI_TXP () MI_RXN () MI_RXP F F 0.UF/0V PIE_TXN_ E 0.UF/0V PIE_TXP_ E H H 0.UF/0V PIE_TXN_ 0.UF/0V PIE_TXP_ K K 0.UF/0V PIE_TXN_ J 0.UF/0V PIE_TXP_ J M M 0.UF/0V PIE_TXN_ L 0.UF/0V PIE_TXP_ L P P 0 0.UF/0V PIE_TXN_ N 0.UF/0V PIE_TXP_ N T T R R MI_ZOMP MI_IROMP () LK_00M_# E () LK_00M_ E U MI0RXN MI0RXP MI0TXN MI0TXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP MIRXN MIRXP MITXN MITXP PERN_0 PERP_0 PETN_0 PETP_0 PERN_ PERP_ PETN_ PETP_ PERN_ PERP_ PETN_ PETP_ PERN_ PERP_ PETN_ PETP_ PERN_ PERP_ PETN_ PETP_ PERN_ PERP_ PETN_ PETP_ MI_ZOMP MI_IROMP MI_LKN MI_LKP UP0N UP0P UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP UPN UPP O0# O# O# O# O# O#/PIO O#/PIO0 O#/PIO URI URI# LK F F H H J J K K L L M M N N E U_ON- () U_ON+ () U_ON- () U_ON+ () U_ON- () U_ON+ () U_NEW- () U_NEW+ () U_MIN- () U_MIN+ () U_M- () U_M+ () U_T- () U_T+ () U_FP- () U_FP+ () U_ON_O# () U_ON_O# () U_O# U_NEW_O# () PIO PIO0 PIO R URI Ohm % N LK_M_ () PF/0V N R. EXT_I# EXT_MI# 0KOhm RN 0KOhm RN 0KOhm RN 0KOhm RN oot IO estination election ampled at Rising edge of PWROK (NT# is M) 0 : PI 0 : PI : LP (Weak internal pull-up) PF/0V N IH PF/0V N U_O# R 0KOhm +VU PI_LOK# RP.KOhm 0 PI_FRME# RP.KOhm 0 PI_IRY# RP.KOhm 0 PI_TRY# RP.KOhm 0 PI_TOP# RPE.KOhm 0 PI_ERR# RP.KOhm 0 PI_EVEL# RP.KOhm 0 PI_PERR# RP.KOhm 0 PNT# +V +V R R 0KOhm 0KOhm PNT# R R 0KOhm 0KOhm PIO0 PIO PIO 0KOhm RN 0KOhm RN 0KOhm RN 0KOhm RN PI_REQ_# RP.KOhm 0 PI_REQ# RPH.KOhm 0 PI_REQ# RPF.KOhm 0 PI_REQ# RP.KOhm 0 PI_INT# RPE.KOhm 0 PI_INT# RPF.KOhm 0 PI_INT# RP.KOhm 0 PI_INT# RPH.KOhm 0 N N IH- had Lai UTek omputer IN. 0 ate:, 0, 00 heet of

23 (,) Z_LK (,,) Z_RT# () Z_IN_U () Z_IN_M (,) Z_OUT (,) Z_YN () LK_M_ U _PIO0 T0 LRQ#/PIO PIO0/M_UY# _PIO (,) LP_0 T L0 PIO _PIO (,) LP_ L PIO T _PIO (,) LP_ L PIO E T _PIO (,) LP_ Y L PIO E0 T _PIO0 LRQ0# PIO0 0 T _PIO (,) LP_FRME# T LFRME# PIO F _PIO T Z_LK_R PIO E RN U _PIO Z_RT#_R Z_IT_LK PIO R T OHM RN _PIO T OHM R Z_RT# PIO E T _PIO Z_IN0 PIO/PRLPVR T T _PIO Z_IN PIO/TPPI# 0 T0 T _PIO0 RN Z_OUT_R Z_IN PIO0/TPPU# F T _PIO T OHM T RN Z_YN_R Z_OUT PIO R _PIO OHM R Z_YN PIO 0 T _PIO T LK PIO _PIO T PIO W EE_ PIO E _PIO _+V_FN () W EE_IN PIO/LKRUN# T PF/0V Y _PIO EE_OUT PIO/Z_OK_EN# T Y _PIO EE_HLK PIO/Z_OK_RT# U T _PIO N PIO T V _PIO LN_LK PIO 0 U _PIO LN_RT# LN_RTYN PIO E0 LN_RT# PIO/PUPWR PUPWR () U LN_RX0 V _THRM_PU# LN_RX THRM# F0 T LN_RX VRMPWR VRM_PWR (,,,,) U LN_TX0 MH_YN# H0 IH_YN# () V LN_TX PWRTN# RIN_PU# _PWRTN# () IPU V LN_TX RI# _RT_XI U_TT# ULK LPP# () _RT_XO RTX ULK 0 T RTRT# RTX Y_RT# _PLTRT# RTON# (,) RTRT# PLTRT# PIE_WKE# MLERT# WKE# F0 _INTRUER# PIE_WKE# (,0,,) _MK MLERT#/PIO INTRUER# Y _M MLK PWROK RMRT# VRM_PWR (,,,,) LINKLERT# MT RMRT# Y _INTVRMEN RMRT# () M_LINK0 LINKLERT# INTVRMEN W IH_PKR M_LINK MLINK0 PKR IH_PKR () MLINK PI_MOI LP_# LP_# () P PI_MIO PI_MOI LP_# LP_# () P PI_# PI_MIO LP_# F T0 P PI_LK PI_# R T_LL# T PI_LK TP0/TLOW# P _F T PI_R TP/PRTP# F _H T TP/PLP# H IH_TP TP F T R0. THRM_PU# () +VU RIN_PU# RN PIE_WKE# 0KOhm RN T_LL# 0KOhm RN _PWRTN# 0KOhm RN 0KOhm +V +VU _THRM_PU# RN LN_RT# 0KOhm RN RTON# 0KOhm RN 0KOhm RN 0KOhm N V_RT _INTRUER# _INTVRMEN MOhm RN MOhm RN MOhm RN MOhm RN RMRT# R 0KOhm N R. +VU R 0KOhm +V IH IH_PKR R 0KOhm R. : Pin connect to TT TTERY IE IE Wto_ON_P N V_TT N 0.UF/V OM stuff R KOhm % +V T TW T V_RT N 0.UF/V R 0KOhm % 0.UF/V N RTRT# LRT MM_OPEN_MIL PF/0V 0 PF/0V N X _RT_XI.kMhz +/-0ppm/.PF _RT_XO R 0MOhm +V +V R R 0KOhm 0KOhm _PIO _PIO R R 0KOhm 0KOhm N N +VU.KOhm RN.KOhm RN.KOhm RN.KOhm RN M_LINK0 M_LINK +V +V +VU.KOhm RN.KOhm RN.KOhm RN.KOhm RN LINKLERT# MLERT# PI_HOL# PI_WP# PI_MOI PI_# PI 0KOhm RN 0KOhm RN 0KOhm RN RN 0KOhm +V _PLTRT# U V N Y NZ0PX +VU PLT_RT# (,,,,0,,,,,) (,0,,) (,0,,) _MK _M _MK _M Q UMKN Q UMKN _MK_V (,,) _M_V (,,) PI_# PI_MIO PI_WP# N U E# V O HOL# WP# K V I TLF00 +V PI_HOL# PI_LK PI_MOI 0.UF/V N N IH- had Lai UTek omputer IN. 0 ate:, 0, 00 heet of

24 (H_OUT, H_YN) () = LNE~ as a PIEx port (00) = LNE~ as PIEx ports (*) default internal P others = reserved (NT#) = Normal ( * internal PU ) 0 = Top-block swap for FWH () IE_P[:0] IE_P0 IE_P IE_P IE_P IE_P IE_P IE_P IE_P IE_P IE_P IE_P0 IE_P IE_P IE_P IE_P IE_P () IE_PK# () IE_PREQ () IE_PIOR# () IE_PIOW# () IE_PIORY () IE_P0 () IE_P () IE_P E F E F F H H F E F H H E F U 0 0 K# REQ IOR# IOW# IORY 0 T0RXN T0RXP T0TXN T0TXP TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP TRXN TRXP TTXN TTXP T_LKN T_LKP TRIN TRIP TLE# PIO/T0P PIO/TP PIO/TP PIO/TP F E H E H F E H E H F E H0 0 F F H H E T_RXN T_RXP T_TXN T_TXP T_I lost to 0.0UF/V 0.0UF/V 0.0UF/V 0.0UF/V LK_T_# () LK_T_ () T_LE# () WIFI_LE () WLN_OFF# (0) T_OFF# () T_RXN () T_RXP () T_TXN () T_TXP () R Ohm % N LK_T_# LK_T_ PF/0V PF/0V N N (_PIO0) = reserved 0 = Intel recommend ( * internal P ) (NT#) = estop/mobile ( * internal PU ) 0 = erver (IH_TP) = PIE trap (*) default internal PU 0 = XOR chan test mode () IE_P# () IE_P# () IE_IRQ E H # # IEIRQ IH 0TE 0M# PULP# INNE# INIT_V# INIT# INTR FERR# NMI RIN# ERIRQ MI# TPLK# THERMTRIP# E H F F H H F H F 0TE INIT_V KRT# INT_ERIRQ THERMTRIP# 0TE () H0M# () HPULP# () HINNE# () HINIT# (0) HINTR () HFERR# () HNMI () KRT# () INT_ERIRQ (,,) HMI# () HTPLK# () THERMTRIP# () T (INTVRMEN, LN00_LP) = Enabled internal VRMs for Vccus_0, _ and VccL_, _0 and VccLN_0 (* ) 0 = isabled internal VRMs (IH_TLE#) = LNE~ normal ( * internal PU ) 0 = LNE~ reverse IE_PIORY.KOhm RN.KOhm RN.KOhm RN.KOhm RN IE_IRQ +V HFERR# THERMTRIP# +.0V OHM HRN OHM HRN OHM HRN OHM HRN +V (PKR) = isabled TO Reboot 0 = Enabled TO Reboot (* internal P) (TP_PIO) : Not used for IHM = Enabled escriptor ecurity (* internal PU) 0 = nabled escriptor ecurity INT_ERIRQ 0TE KRT# RN0 0KOhm RN0 0KOhm RN0 0KOhm RN0 0KOhm IH- had Lai UTek omputer IN. 0 ate:, 0, 00 heet of

25 VREF _VUPLL_0MIL _VTPLL_0MIL _VU_0 _VMPLL_0MIL VREF_U N N +VU +V +.V +.V +.V +.0V N +VU N +.V +V +V N V_RT N N N +.V +.0V N +VU N N N N N +.0V N +.0V N +V N +VU ate: heet of, 0, 00 UTek omputer IN. IH- 0 had Lai ate: heet of, 0, 00 UTek omputer IN. IH- 0 had Lai ate: heet of, 0, 00 UTek omputer IN. IH- 0 had Lai R. : Remove all 0UF ap. 0UF/.V 0UF/.V L /00Mhz L /00Mhz UF/.V UF/.V UF/.V UF/.V R 0 R 0 UF/.V UF/.V V V 0 V V V V V 0 V V V 0 V V 0 V V E0 V E V F0 V F V F V F V 0 V V H V H V F V V H V H V J V J V 0 T V V V V E V E V E V F V F V V 0 V H V H V J V J V K V K V L V L V M V 0 M V N V N V P V P V R V R V R V R V R V 0 T V T V T V T V T V U V U V V V V V W V 0 W V Y V Y V V V V V V V V 0 V V V VREF_ VREF_ 0 VREF_U F VRT W VUPLL VTPLL VMIPLL V_0_ L V_0_ L V_0_ L V_0_ L V_0_ L V_0_ L V_0_ M V_0_ M V_0_ P V_0_0 P V_0_ T V_0_ T V_0_ U V_0_ U V_0_ V V_0_ V V_0_ V V_0_ V V_0_ V V_0_0 V V_PU_IO_ E V_PU_IO_ E V_PU_IO_ H V V V V 0 V V V V V V 0 V H V V V V V 0 V V F V V 0 V Vcc_/VccH U VU VU VU VU VU E VU VU K VU K VU K VU 0 K VU L VU L VU L VU L VU L VU M VU M VU N VU P Vccus_/VccusH R Vccus_/VccLN 0 V Vccus_/VccLN V Vccus_/VccLN W Vccus_/VccLN W Vccus_0/VccLN_0_ VU_0_ VU_0_ 0 VU_0_ K Vccus_0/VccLN_0_0 Y UE IH UE IH UF/.V UF/.V 0UF/.V 0UF/.V UF/.V UF/.V R 0 R 0 TW TW 0 0UF/.V 0 0UF/.V L /00Mhz L /00Mhz UF/.V UF/.V UF/.V UF/.V UF/.V UF/.V 0UF/.V 0UF/.V 0 UF/.V 0 UF/.V TW TW 0UF/.V 0UF/.V L /00Mhz L /00Mhz 0UF/.V 0UF/.V UF/.V UF/.V V E V V V R V R V R V R V R V T V0 T V T V T V T V T V T V U V U V U V U V0 U V U V U V U V U V U V V V V V V V V V0 V V V V W V W V W V W V Y V Y V Y V Y V0 V V V V V V V V V V0 V V V V V V V V V V0 V V V V V V V E V E V E V0 E V E V E V E V E V E V F V F V F V F V0 F V F V V V V V V 0 V V H V0 H V H V H V H V H V V V V V V00 V0 V0 0 V0 V0 V0 V0 V0 0 V0 V0 V0 V V E V E V E V E V F V F V F V F V0 F V F V V V V V V V V V0 V V V H V H V H V H V H V H V J V0 J V J V J V J V J V K V K V K V L V L V0 L V L V L V M V M V M V M V M V M V M V0 M V M V M V M V M V N V N V N V N V N V0 N V N V N V N V N V N V N V N V N V N V0 P V P V P V P V P V P V P V P V P V P V0 P V R V R V R V R UF IH UF IH UF/.V UF/.V 0.UF/V 0.UF/V UF/.V UF/.V 0.UF/0V 0.UF/0V UF/.V UF/.V UF/.V UF/.V UF/.V UF/.V UF/.V UF/.V UF/.V UF/.V UF/.V UF/.V 0 0.UF/V 0 0.UF/V

26 T H +V H NP_N NP_N +V T_TXP () T_TXN () T_RXN () T_RXP () +V I 0UF/0V I 0.UF/V 0 0 NP_N 0 0 NP_N T_ON_P N 0 N +V + I UF/.V N I 0.UF/V +V IE_MTER# : O R. P for Master PU for lave + + I I UF/.V UF/.V N N () IE_P# () IE_P () IE_PK# () IE_PIOR# () IE_PREQ () _R_ I 0.UF/V. IR IE_I IE_P IE_P IE_P IE_P IE_P IE_P0 IE_P IE_P O IE_MTER# IR N IE_LE# () IE_P# () IE_P0 () IE_P () IE_IRQ () IE_PIORY () IE_PIOW# () IE_P0 IE_P IE_P IE_P IE_P IE_P IE_P IQ IE_P PM0 IERT# () _L_ () PLT_RT# (,,,,0,,,,,) +V +V () IE_P[:0] N TO_ON_0P 000 N IE_I IRN 0KOhm IRN 0KOhm IRN 0KOhm IRN 0KOhm UTek omputer IN. T-H & O had Lai ustom 0, 0, 00 ate: heet of

27 .0 +V +VU UQ UQ +V_U R. +V_U +V I00Y I00Y Prevent the inverse current form external device with Power () U_ON_O# () U_ON+ () U_ON- () U_ON+ () U_ON- () ITP# () INTMI_L_P () INTMI_R_P () +V_L () L_PWM_ON UHTER IE IE WTO_ON_0P U_M+ () U_M- () P_LE () H_LE- () NUM_LE () PWR_W# () INTERNET# () EMIL_W# () LI_POWER LI_OPEN_ON () E L_EN_ON () 0.UF/V _T_Y VL /00Mhz V UF/V c00_h _N N N 000 N N ll close to U connectors () U_ON+ URN U_P+ UL U_P- () U_ON- /00Mhz URN +V_U_LF U U_P- P_N U_P+ P_N P_N P_N U_ON_XP +V_U UF./V () U_ON_O# +V_U_FL UL /00Mhz UR.KOhm +V_U_LF + U UF/.V U 0.UF/V N U_P 000M N N UR N.KOhm IP0Z N UTek omputer IN. U ONN had Lai 0, 0, 00 ate: heet of

28 luetooth onnector +V U_T_L+ U_T_L- T_OFF# () U_T- () U_T+ (0,) T_HLK () T_OFF# (0,) T_HT RN U_T_L- L /00Mhz U_T_L+ 0 T IE 0 IE RN R 00KOHM N WTO_ON_0P 000 N T_OFF# : (connect to PO, push-pull, default High) 0 => T isabled => T Enabled -ensor.0 UTek omputer IN. lue Tooth & -ensor had Lai ustom 0, 0, 00 ate: heet of

29 ecouple ap. (Near XU) ecouple ap. (Near Express connector) +VU +V +.V +VU_PE +V_PE +.V_PE X 0.UF/V X 0.UF/V X 0.UF/V +VU.0V~.V X ve= 00m 0.UF/V Max= m X 0UF/0V.0V~.V X ve= 000m Max= 00 0.UF/V m X 0UF/0V.V~.V X ve= 00 m Max= 0 m 0.UF/V N N N N N N N N XR 0KOhm Power ontrol hip (,,,,0,,,,,) PLT_RT# (,0) VU_ON (,,,) U_ON +V +V_PE NEWR_RT# 0 XU YRTZ OZ 0 HNZ RLKEN TYZ V_UX V_PI_ VOUT_UX V_PI_ V_L_ VOUT_PI_ V_L_ VOUT_PI_ VOUT_L_ PERTZ VOUT_L_ N PPE# V PU# REFLK_EN PPE# PU# U_NEW_O# () +VU +VU_PE +.V +.V_PE R. PPE# () +V XR 0KOhm REFLK_EN PTF N NEWR LK Request LK_NEW_REQ# () XQ UMKN N.0 NEWR Wake# (,0,,) PIE_WKE# +VU_PE XQ UMKN NEWR_WKE# (,0,,) _MK (,0,,) _M +.V_PE +VU_PE +V_PE () LK_00M_NEW# () LK_00M_NEW () PIE_NEW_RXN () PIE_NEW_RXP () PIE_NEW_TXN () PIE_NEW_TXP U_NEW_L- U_NEW_L+ PU# NEWR_WKE# NEWR_RT# PPE# EXPRE N U_- N U_+ NP_N PU# REERVE REERVE MLK MT +.V_ 0 +.V_ WKE# +.VUX PERT# +.V_ +.V_ LKREQ# PPE# REFLK- REFLK+ 0 N PERn0 PERp0 N PETn0 NP_N PETp0 N N 0 U HOKE FOR EMI EXPRE_R_P N 00 N () U_NEW+ XRN U_NEW_L+ XL /00Mhz!! Expressard tandard.0: hange Pin from REERVE to MLK hange Pin from MLK to MT hange Pin from MT to +.V N EJETOR P_N P_N R_EJETOR_P 0000P () U_NEW_L- U_NEW- XRN UTek omputer IN. NEWR had Lai ustom 0, 0, 00 ate: heet of

30 ecouple ap. (Near _MINIR) +.00V~+.V Max= 0 m +V +.V~+.V Max= m +.V +.00V~+.V Max= 0 m +VU M M M M M 0UF/0V 0.UF/V 0UF/0V 0.UF/V 0.UF/V N N N +V +.V (,,,) PIE_WKE# (,) T_HT (,) T_HLK () () MT LK_00M_WLN# LK_00M_WLN LKREQ_MIN# WLN WKE# T_T T_HLK LKREQ# N REFLK- REFLK+ N.V_ N.V_ Reserved Reserved Reserved Reserved Reserved 0 WLN_ON : => WLN Enabled 0 => WLN isabled () PIE_WLN_RXN () PIE_WLN_RXP () PIE_WLN_TXN () PIE_WLN_TXP Reserved Reserved N PERn0 PERp0 N N PETn0 PETp0 N Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved0 N W_ILE# PERT#.Vaux N.V_ Reserved Reserved N0 Reserved Reserved N N LE_WLN# N.V_ N.V_ WLN_OFF# () PLT_RT# (,,,,,,,,,) _MK (,,,) _M (,,,) N N NP_N NP_N N MINI_PI_P N UTek omputer IN. MINI R had Lai ustom 0, 0, 00 ate: heet of 0

31 ecouple ap. (Near _MINIR) +.00V~+.V Max= 0 m +.V~+.V Max= m +.00V~+.V Max= 0 m +V +.V +V M M M M M 0UF/0V 0.UF/V N/ 0UF/0V 0.UF/V N/ 0.UF/V N N N +V +.V (,,0,) PIE_WKE# (,0) T_HT (,0) T_HLK () () MT LK_00M_MINI# LK_00M_MINI LKREQ_MIN# MINIR WKE#.V_ T_T N T_HLK.V_ LKREQ# Reserved N Reserved REFLK- Reserved REFLK+ Reserved N Reserved 0 +VU () PIE_MINI_RXN () PIE_MINI_RXP () PIE_MINI_TXN () PIE_MINI_TXP Reserved Reserved N PERn0 PERp0 N N PETn0 PETp0 N Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved0 N W_ILE# PERT#.Vaux N.V_ Reserved Reserved N0 Reserved Reserved N N LE_WLN# N.V_ N.V_ PLT_RT# (,,,,,0,,,,) _MK (,,0,) _M (,,0,) U_MIN- () U_MIN+ () N N NP_N NP_N N MINI_PI_P N UTek omputer IN. MINI R had Lai ustom 0, 0, 00 ate: heet of

32 TPM TPM onnector ebug onnector 0PF/0V N () LK_M_TPM (,) LP_FRME# (,,,,,0,,,,) PLT_RT# (,) LP_ (,) LP_0 () LPP# +V +V TPM TO_0P 0000J LP_ (,) LP_ (,) TPM_LKRUN# INT_ERIRQ (,,) TPMR 0KOhm N (,) () (,) (,) (,) (,) LP_0 LP_ LP_ LP_ LP_FRME# LK_M_ +V ottom ontact(notice pin location) 00 N EU 0 0 IE IE FP_ON_P +VU PQ0 +V N00 FOR +V POWER TPM PWR_LE R. R. +VU PRN R. VMH_EL0 () +V R. KOhm P_VMH_EL0 PQ UMKN +VU R. R. I PIO ontroller PRN N VMH_EL () R. +VU +VU KOhm P_VMH_EL PQ UMKN PRN KOhm PQ P_+VU_EL0 UMKN N R. +VU PRN KOhm PQ P_+VU_EL0 UMKN N +VU_EL0 (0) () P_INT# +VU_EL0 (0) PRN KOhm P R. R. 0.UF/V N PU +VU +VU N IO_0_0 PRN V KOhm VR_VI0 (,) IO_0_ PRN KOhm VR_VI (,) PRN +V IO_0_ PRN KOhm VR_VI (,) PR 0KOhm PRN IO_0_ KOhm VR_VI (,) VR_EL0 () PR 0KOhm IO_0_ PRN KOhm VR_VI (,) PR 0KOhm 0 IO_0_ PRN KOhm VR_VI (,) IO_0_ 0 PRN KOhm P_+VU_EL0 KOhm VR_VI (,) PR N IO_0_ P_VMH_EL0 IO 0 PR00 PQ 0KOhm P_VMH_EL R. P_VR_EL0 IO P_VR_EL0 UMKN IO P_VR_EL INT_N IO P_VR_EL +VU IO 0KOhm P00 R. IO VORE_EL0 () N (,,0,) _MK L IO 0.UF/V P_+VU_EL0 VORE_EL () PRN (,,0,) _M IO 0 VR_EL () N N KOhm R. PPW N PR00 PQ P_VR_EL +VU UMKN R. PRN VR_EL () KOhm PRN PR00 PQ PQ P_VR_EL UMKN UMKN KOhm 0KOhm P00 0.UF/V N TPM & I PIO ontroll had Lai UTek omputer IN. ustom 0, 0, 00 ate: heet of N. 0KOhm P00 0.UF/V N N

33 ecouple ap. (Near RU) R. OM update ET+.V ( Total 00 m ) RL /00Mhz R R R 0UF/0V 0.UF/V 0.UF/V ET+.V R 0.UF/V R 0.UF/V R 0.UF/V +V R 0.UF/V ( 0 m ) R 0.UF/V R 0.UF/V RR 0MOhm RX ET_XI ET_XO Mhz R0 R PF/0V PF/0V Must ost down ost down N N N ET+.V ET+.V +V R. - Layout +V RRN.KOhm RRN.KOhm RRN.KOhm RRN.KOhm ZMLK ZMT RU ET_LE# () PLT_RT# (,,,,,0,,,,) () LK_00M_ET# () LK_00M_ET () PIE_ET_TXP () PIE_ET_TXN () PIE_ET_RXN () PIE_ET_RXP R 0.UF/V _PIE_ET_RXN _PIE_ET_RXP 0 V_ PLKN PLKP PV PN PREXT PRXP PRXN PV P PTXN PTXP ZPIO ZPIO ZPIO0 V_ V N N N N N N 0 R 0.UF/V JM0 ET_XI ET_XO ET_RX0 ET_RX0# ET_TX0# ET_TX0 N PIE_TRP ET_TRP ET_TX0 ET_TX0# ET_RX0# ET_RX0 ET onnector OM stuff 000P ET ET_TX0_ P_N R N 0.0UF/V ET_TX0#_ P_N R TX+ 0.0UF/V TX- P_N 0 ET_RX0#_ N P_N R 0.0UF/V R ET_RX0_ RX- 0.0UF/V RX+ NP_N N NP_N Place near connector T_ON_P N N 000M PIE_TRP ET_TRP RR RR KOhm KOhm % % N N Place RR close to pin Place RR close to pin UTek omputer IN. ET-JM0 had Lai ustom 0, 0, 00 ate: heet of

34 PIE X Interface ecoupling Ps () PIE_LN_RXN () PIE_LN_RXP L 0.UF/V L 0.UF/V _PIE_LN_RXN _PIE_LN_RXP +VU 0m LN+.VU 0m LN+.VU 0m () PIE_LN_TXN L L L L L L L L0 L L () PIE_LN_TXP 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0.UF/V LR R. N Near Pin, N Near Pin,,, Near Pin,,, N LN+.VU N N 0KOhm LN_EE LN_EEK +VU EEPROM +VU MRVELL LN_+.V LN+.VU LU. L 0UF/0V N LN+.VU LU 0 V WP L N T0N LR.KOhm LR IPU.KOhm LN_EEK LN_EE P_LN_+.V_TRL LR.KOhm LQ +VU E N L 0.UF/V LN+.VU _PIE_LN_RXP _PIE_LN_RXN PIE_LN_TXN PIE_LN_TXP () LK_00M_LN () LK_00M_LN# 0 0 TX_P TX_N N N RX_N RX_P REFLKP REFLKN N V LE_Tn LE_LINK0/00n VO_TTL LE_LINK000n LE_UPLEXn N N N MIN[] MIP[] Reserved V MIN[] MIP[] Reserved Reserved V V MIN[] MIP[] V MIN[0] MIP[0] 0 0 L_MI_- L_MI_+ L_MI_- L_MI_+ L_MI_- L_MI_+ L_MI_- L_MI_+ L_MI_- () L_MI_+ () L_MI_- () L_MI_+ () L_MI_- () L_MI_+ () L_MI_- () L_MI_+ () N N ifferential Termination LR.Ohm % L 000PF/0V LR.Ohm % L_MI_+ L_MI_- N L 000PF/0V MRVELL LN_+.V LN+.VU N L 0UF/0V N LN+.VU +VU P_LN_+.V_TRL P_LN_+.V_TRL (,,,,,0,,,,) PLT_RT# (,,0,) PIE_WKE# E0 NN000 LN_RET LN_XI LN_XO LOM_EN L 000PF/0V L 000PF/0V L 000PF/0V LR.Ohm % LR.Ohm % LR.Ohm % LR.Ohm % LR0.Ohm % LR.Ohm % L_MI_+ L_MI_- L_MI_+ L_MI_- L_MI_+ L_MI_- P_LN_+.V_TRL LR.KOhm L LQ 000PF/0V E N L0 0.UF/V LN+.VU L 0UF/0V N N N ompensation XTL LOM Enabled LN_RET LR.KOhm % LN_XI L PF/0V LR 0MOhm LX Mhz LN_XO L PF/0V LOM_EN +VU LR.KOhm N N UTek omputer IN. Marvell E0 had Lai 0, 0, 00 ate: heet of

35 M +V (,) Z_OUT (,) Z_YN Z_IN_M_R () Z_IN_M WR Ohm % 0 0 (,,) Z_RT# Z_LK (,) W PF/V W0 PF/V W PF/V W PF/V TO_ON_P 00 N N W 0.UF/V N W PF/V RIN IE M_TIP M_RIN IE WTO_ON_P WL WL KOhm/00Mhz KOhm/00Mhz RJ_TIP RJ_RIN W W 000PF/KV 000PF/KV N N For afety N N N N LN+.VU WU o-layout () L_MI_+ T+ TT MX+ MT L_TRLP0 L_MT0 WRN Ohm WRN () L_MI_- T- MX- L_TRLN0 L_TRLN LTRLN () L_MI_+ () L_MI_- T+ TT T- MX+ MT MX- 0 L_TRLP L_MT L_TRLN WRN Ohm L_TRLP WL /00Mhz LTRLP () L_MI_+ T+ TT MX+ MT L_TRLP L_MT WRN Ohm WRN WRN () L_MI_- T- MX- L_TRLN L_TRLN0 LTRLN0 () L_MI_+ () L_MI_- 0 T+ TT M00 MX+ MT T- MX- L_TRLP L_MT L_TRLN WRN Ohm FN L_TRLP0 WL /00Mhz WRN WRN LTRLP0 RJ_RIN RJ_TIP RJ_RJ N P_N M_RIN NP_N 0 M_TIP N N W 0.0UF/0V N N W 0.0UF/0V iga LN Transformer H=mm W W 00PF/0V 000PF/KV N N L_TRLN L_TRLP WL /00Mhz WRN WRN LTRLN LTRLP LTRLN LTRLP LTRLN LTRLN LTRLP LTRLP LTRLN0 LTRLP0 MIN MIP MIN/RXN MIN MIP MIP/RXP MIN0/TXN NP_N MIP0/TXP P_N MOULR_JK_P 0 N L_TRLN LTRLN WL L_TRLP /00Mhz LTRLP WRN UTek omputer IN. M / RJ had Lai 0, 0, 00 ate: heet of

36 R. +V nd ource:0000 +V_UIO L 0.UF/V N N U Vout=.*(+(00K/K)) MX +V_UIO_L HN# OUT N IN ET 000PF/0V MXTEUK R 00KOHM R KOhm UF/0V % /00Mhz L /00Mhz 0UF/0V Z_LK +V U V_IO V LINE_L LINE_R N N _N PF/V 0.UF/V 0.UF/V V V LINE_L LINE_R R. N R0 HORTPIN R HORTPIN R HORTPIN _N (,) Z_OUT () Z_IN_U (,) Z_LK (,) Z_YN (,,) Z_RT# () IH_PKR N _R _L _ R 0KOhm N +V_UIO Z_IN_U_R R Ohm % IH_PKR_ R KOhm % UF/0V UF/0V UF/0V 0 0.UF/V UF/0V _R L N 0.UF/V _N PEEP 0 0 V V V V T_OUT T_IN LK YN REET# PEEP _R _L _N FRONT_R FRONT_L URR_L URR_R ENTER L_R LFE I IE_L IE_R PIO/MI_T PIO0/MI_LK JREF 0 ense ense PIN_VREFO N MI_VREFO_R FRONT_R UF/0V LOUT_INT_R () FRONT_L UF/0V LOUT_INT_L () R Ohm URR_L 00U/.V HP_L () R Ohm URR_R 00U/.V HP_R () HP_OUT_L HP_OUT_R EPOP# () R JREF 0KOhm ENE_ () % _N +V_UIO R 0KOhm VOL MI_VREFOUT_R () LINE_VREFO LINE_VREFO From UIO () MI_JK_R () MI_JK_L UF/0V UF/0V MI_R MI_L MI_R MI_L MI_VREFO 0 MI_VREFO_L VREF VREF_OE MI_I_E () MI_VREFOUT_L () () _L_ () () _R_ RN RN RN RN KOhm KOhm KOhm KOhm _L R () MI_INT_R () MI_INT_L UF/0V UF/0V MI_R MI_L MI_R MI_L PIFO PIFI/EP 0 0UF/0V _N RN KOhm RN KOhm RN KOhm RN KOhm OM stuff 000 PIF_OUT (,) _N _N _N UTek omputer IN. <Title> had Lai 0, 0, 00 ate: heet of

37 () +V. LOUT_INT_L L /00Mhz _N 0.UF/V MP_IN0 MP_IN INTPKL+ udio mp. 0UF/0V MP+V 0 U N IN0 IN LOUT+ LIN- PV RIN+ LOUT- LIN+ YP TP0PWP N N 0 HUTOWN# ROUT+ RIN- V PV ROUT- N N N INTPKR+ INTPKL- INTPKR-. INTPKR+ () ER_POP# INTPKR- MP_HN# () LOUT_INT_R () INTPKL+ R Q Q UMKN UMKN INTPKR+_P ER_POP# Q Q UMKN UMKN INTPKR-_P ER_POP# R Q Q UMKN UMKN INTPKL+_P IN etting IN0 IN v(inv) Input Impedance 0 0 d 0k ohm 0 0d 0k ohm 0.d k ohm.d k ohm R 0KOhm _N R 0KOhm _N MP+V R 0KOhm MP_IN0 MP+V R 0KOhm MP_IN UF/0V _N UF/0V _N UF/0V _N _N _N INTPKL- ER_POP# R Q Q UMKN UMKN INTPKL-_P ER_POP# R INTPKR+_P L INTPKR-_P L INTPKL+_P L INTPKL-_P L /00Mhz /00Mhz /00Mhz /00Mhz 000PF/0V 000PF/0V 000PF/0V 000PF/0V PEKER N N Wto_ON_P 0000 _N _N Internal MI mp. FL =.khz, FH =.khz Place Near INTMI onnector () MI_INT_R () INTMI_L_P () MI_INT_L R. R +V R L MMP+V 0 /00Mhz 0PF/0V 0.UF/0V 0PF/0V R KOHM R R. _N KOHM R. R.KOhm UF/.V R.KOhm _N U VOUT V R VIN- VOUT.KOhm VIN+ VIN- N VIN+ UF/.V LMVIR R.KOhm INTMI_R_P () R. N JP HORTPIN JP HORTPIN _N () MI_I_E 0.UF/V MI_I_E _N UTek omputer IN. H page name had Lai 0, 0, 00 ate: heet of

38 () HP_L Q UMKN Q UMKN HP_L_Q R. +V Headphone & /PIF Jack () HP_R ER_POP# Q Q UMKN UMKN ER_POP# R KOHM HP_R_Q R KOHM _N MP_HN# R MOHM PLU_IN Q UMKN _N +V Q UMKN +V_PIF +V_PIF HP_R_Q L HP_L_Q L +V_PIF _N +V_PIF (,) PIF_OUT /00Mhz /00Mhz 000PF/0V 000PF/0V L /00Mhz l00 000PF/0V HP_ENE# HP_R_Q_ON HP_L_Q_ON MP_HN# +V_PIF_L 0.UF/V HP_PIF N V M 0 Vin PHONE_JK_P 0000V _N N () MI_VREFOUT_R () MI_VREFOUT_L RN.KOhm RN.KOhm RN.KOhm RN.KOhm () MI_JK_R () MI_JK_L L L /00Mhz /00Mhz 00PF/0V N/ Microphone-In Jack OM stuff 000M MI MI_ENE# LMI_JK_R R LMI_JK_L 0 L UIO JK PHONE_JK_P 00PF/0V 000E N/ _N +V nti POP for LINE_OUT R MOHM ER_POP# ER_POP# () Jack Plug-in etection +VU R 0KOhm LY_OP_E Q UMKN UF/V () ENE_ R.KOhm % HP_ENE# +V (,,) Z_RT# () OP_# R 00KOHM LY_OP_E# TW Q UMKN UF/V N +V N R 0KOhm % MI_ENE# () EPOP# N N R 00PF/0V N/ 0 00PF/0V N/ TW 0KOhm MP_HN# MP_HN# () _N _N Q UMKN Q UMKN UTek omputer IN. H page name had Lai N 0, 0, 00 ate: heet of

39 +V +V ecouple ap. (Near YU) Y Y Y Y Y YL /00Mhz +V Y Y Y YU 0UF/0V 0.UF/V 0.UF/V 0.UF/V 0.UF/V 0UF/0V 0.UF/V 0.UF/V _V_OUT Y UF/0V Y0 0.UF/V V_PIV_ V_PIV_ V_PIV_ V_PIV_ V_PIV_ V_PIV_ V_RIN V_ROUT V_ROUT V_ROUT V_ROUT V_ROUT V_V V_M N YU V_PHYV_ V_PHYV_ V_PHYV_ V_PHYV_ N +V 0 0 LOE POILE TO R () () () () () () N PI_[:0] PI_PR PI_/E# PI_/E# PI_/E# PI_/E#0 () PI_REQ_# () PI_NT_# () PI_FRME# () PI_IRY# () PI_TRY# () PI_EVEL# () PI_TOP# () PI_PERR# () PI_ERR# PI_ PI_0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ PR /E# /E# /E# /E0# IEL REQ# NT# FRME# IRY# TRY# EVEL# TOP# PERR# ERR# N N N N N N N N N N0 N N N N N HWPN# UIO UIO UIO UIO UIO UIO0/RIRQ# INT# INT# MEN XEN 0 N _HWPN# M_EN X_EN _EEP_EN# _L _ INT_ERIRQ (,,) PI_INT# () PI_INT# () N Y PF/V Y PF/V Y XIN_ XOUT FILO _REXT YR 0KOhm % Y 0.0UF/V 0.0UF/V _VREF YX.Mhz +/-0ppm/PF 0 00 XI XO FIL0 REXT VREF TPI0 TPN0 TPP0 TPN0 TPP0 MIO MIO MIO MIO MIO MIO MIO MIO0 MIO YRN Ohm YRN Ohm YRN Ohm Y 0.0UF/V Y 0.0UF/V YRN Ohm Y 0PF/0V YR N.KOhm % N ircuit area : s small as possible. XT (0) XT (0) XT (0) XT (0) /M_T (0) /M_T (0) /M_T (0) /M_T0 (0) XWP# (0) _TP0- (0) _TP0+ (0) _TP0- (0) _TP0+ (0) () () PI_RT# LK_M_ Y_LKRUN# _RET# 0 RT# PIRT# PILK PME# LKRUN# TET MIO0 MIO MIO MIO0 M_M (0) XLE (0) XLE (0) XE# (0) +V N YR 00KOhm Y 0.UF/V N YR 0KOhm _RET# N _RT# : ms < T < 00ms Y 0PF/0V R_TQFP _L _ +V N Y0 EEPROM 0.UF/V YU V 0 WP L N T0N N N HW trapping X_EN _L _ M_EN _HWPN# R. _EEP_EN# Use EEPROM 0KOhm YRN 0KOhm YRN 0KOhm YRN 0KOhm YRN YR 0KOhm YR 0KOhm YR 0KOhm +V N RV R_TQFP MIO0 MIO00 MIO0 MIO0 MIO0 MIO0 MIO0 0 N YR Ohm % YT UTek omputer IN. WP# (0) # (0) M# (0) /MLK (0) /M_PWR (0) R-R() ustom 0 had Lai, 0, 00 ate: heet of

40 YRN +V () LTP0- _TP0- () _TP0+ () _TP0- YL /00Mhz YRN YRN LTP0+ LTP0- P_N P_N P_N P_N YRN YQ I0_T_E M+V () _TP0+ YL /00Mhz LTP0+ IEEE_ON_P N 000 () /M_PWR YQ UMKN Y 0.UF/V Y 0.UF/V YR 0KOhm YRN N ard Reader Power witcher M+V Y Y Y Y 0UF/0V 0.UF/V 0.UF/V 0.UF/V N N N _V M_V X_V /M_T YQ UMKN olve M uo daptor short problem _T M# # M+V Y TW MEM_R X# M_N X_ () M_M M_ X_N WP# () /M_T M_T X_R/ /MLK () /M_T0 M_T0 X_RE () /M_T M_T X_E XE# () () M# M_IN X_LE XLE () () /M_T M_T X_LE M_M XLE () () /MLK M_LK X_WE 0 M_V X_WP XWP# () 0 _T M_N X_N /M_T0 /M_T _T X_0 _T M_M _T X T _M X_ /M_T _N X_ /MLK _V X_ XT () _LK X_ XT () _N X_ XT () /M_T0 N X_ 0 XT () _T _T0 X_V 0 _T N () # W _WP_W WP# () OM _WP_OM +V N YRN M# Y 0PF/0V +V /M_T YRN 0KOhm # _ YQ UMKN N YQ UMKN _T NP_N N NP_N N N R_REER_P 000 hold change to hold N UTek omputer IN. ON had Lai 0, 0, 00 ate: heet of 0

41 +V OL +V_E +V +V_E N E_XI /00Mhz N N (,) LP_0 (,) LP_ (,) LP_ (,) LP_ () LK_M_E (,) LP_FRME# (,,,,,0,,,,) PLT_RT# (,,) INT_ERIRQ () EXT_MI# () EXT_I# () 0TE LK_M_E () KRT# O 0.UF/V OX N O.kMhz +/-0ppm/.PF PF/0V E_XO () O 0.UF/V heck LP PU in O R. PF/0V PPE# O 0.UF/V () FR# () FWR# () F# () F0 () F () F () F () F () F () F () F () F0 () F () F/ R0 () F/ R () F/ PPEN () F/ HM () F () F () F () F () F0 () F () F () F () F () F () F () F () F () F () () () () () () () () () () () () () () () () () () () () () () () () OT OT OT O 0.UF/V KI0 KI KI KI KI KI KI KI KO0 KO KO KO KO KO KO KO KO KO KO0 KO KO KO KO KO O 0.UF/V LK_M_E E_RT# E_XI E_XO E_PF0 E_PF E_PF E_PF O 0.UF/V OU ITTE FR# FWR# F# F0 F F F F F F F F0 F F/R0 F/R F/PPEN F/HM F F F F F0 F F F F F F/P0 F/P F/P F/P +V_E L0 L L L LPLK LFRME# LPRT#/WUI/P ERIRQ EMI#/PM0 EI#/P 0/P KRT#/P WRT# PWUREQ#/PM KI0/T# KI/F# KI/INIT# KI/LIN# KI KI KI KI KO0/P0 KO/P KO/P KO/P KO/P KO/P KO/P KO/P KO/K# KO/UY KO0/PE KO/ERR# KO/LT KO KO KO KK KKE O 0.UF/V PLK0/PF0 PT0/PF PLK/PF PT/PF O 0.UF/V +V N O 0.UF/V MLK0/P MT0/P MLK/P MT/P 0/PK0 /PK /PK /PK /PK /PK 0/PJ0 /PJ /PJ /PJ PWM0/P0 PWM/P PWM/P PWM/P PWM/P PWM/P PWM/P PWM/P RX/P0 TX/P P RIN#/PWRFIL#/LPRT#/P LKOUT/P0 P TMRI0/WUI/P P TMRI/WUI/P KKOUT/P RI#/WUI0/P0 RI#/WUI/P P INT/P TH0/P TH/P /PE0 /PE /PE /PE PWRW/PE WUI/PE LPP#/WUI/PE LKRUN#/WUI/PE PLK/PF PT/PF PLK/PF PT/PF F0/P F/P LP0HL/P LP0LL/P PH0 PH PH PH PH PH PH PH PI0 PI PI PI PI PI PI (,,) IN_OK# TIN_OK# LP_# LP_# EMIL_LE_J0 EMIL_LE_ EMIL_W# INTERNET# PWR_W# ITP# PWR_W# E_PE TP_LK TP_T E_PF E_PF LI_OPEN +V _PR_U# V_V_PWR VRM_PWR E_RMRT# FORE_OFF# t=0. * 0^ * (sec) =. ms _PWR OT LL_YPOWER_PWR OR MOHM Vcore_MON () TEL_P# () L_L_PWM () PUFN_PWM () H_LE# () PWR_LE# () VFN_PWM () L_KOFF# () NUM_LE () P_LE () THRO_PU () OP_# () LP_# () LP_# () PUFN_TH () VFN_TH () EMIL_W# () INTERNET# () PWR_W# () ITP# () PWR_W# () H_EN# () PREH () T_LERN () N E_MK_T () E_M_T () attery E_MK_TM (,) E_M_TM (,) Thermal ensor TP_LK () TP_T () O.UF/.V LI_OPEN (). OR OT OT OT0 VU_ON (,0) V_V_PWR (0,) VRM_PWR (,,,,) _PWRTN# () U_ON () U_ON (,,,) PU_VRON () O OU TW RT/OUT N V/V RNV OR OR N IN_OK# TIN_OK# _PR_U# R. OR 0KOhm N N N N RMRT# () N OQ UMKN OQ UMKN OQ UMKN O0 E_RT# 0.UF/V EMIL_LE () _OK (,,) T_IN () _PR_U () E_RT# () E_MK_T E_M_T E_MK_TM E_M_TM V_V_PWR VRM_PWR TP_LK TP_T IN_OK# TIN_OK# LP_# LP_# EMIL_W# INTERNET# PWR_W# ITP# PWR_W# _PR_U# LI_OPEN LL_YPOWER_PWR R. OQ UMKN E_PF0 E_PF E_PF E_PF E_PF E_PF E_PE.KOhm ORN.KOhm ORN.KOhm ORN.KOhm ORN 0KOhm ORN 0KOhm ORN 0KOhm ORN 0KOhm ORN ORN 00KOhm ORN 00KOhm ORN 00KOhm ORN 00KOhm 0KOhm ORN 0KOhm ORN 0KOhm ORN 0KOhm ORN OR 00KOhm 0KOhm ORN 0KOhm ORN 0KOhm ORN 0KOhm ORN OR 00KOhm +VU N 0KOhm ORN 0KOhm ORN 0KOhm ORN 0KOhm ORN 0KOhm ORN 0KOhm ORN 0KOhm ORN 0KOhm ORN +V +V +V N +V +V +V +V +V +V +V IR OUT V N N TOPTR PWR_IR OR IR_RX 0 O OR 0 0UF/0V R. N N +V +V_IR OT IR_TX IR_RX P_NN# P_PPE# OT OT N OM stuff 0000 E ITE had Lai UTek omputer IN. ustom 0, 0, 00 ate: heet of

42 I ROM E Hardware trapping +V_E [ F/ R : F/ R0 ] 00: PNPN ccess Register Pair re 00Eh and 00Fh 0: PNPN ccess Register Pair re 00Eh and 00Fh 0: PNPN ccess Register Pair re etermined by E omain Registers WLR and WHR. : Reserved N QRN 0KOhm F/ R0 F/ R QRN 0KOhm Note: ampled at VTY Power Up Reset +V_E F/ PPEN 0: Normal : K Interface Pins re witched to Parallel Port Interface for In-ystem Programming N QRN F/ HM 0KOhm F/ PPEN 0: isable hared Memory with Host IO : Enable hared Memory with Host IO F/ HM QRN 0KOhm +V_E F QR 0KOhm r00 QR 0KOhm r00 N () F () F/ R0 () F/ R () F/ PPEN () F/ HM () F () F () F () F () F0 () F () F () F () F () F () F () F () F () F +V_E Q QU 0 Q0 Q Q Q Q 0 Q Q Q Q Q 0 Q0 Q Q Q Q Q/- E# OE# WE# N0 REET# 0 N RY/Y# N YTE# N Vss Vcc Vss MXLV00TT 0 0 F0 () F () F () F () F () F () F () F () F0 () F# () FR# () FWR# () E_RT# () QU_YTE# QR 0KOhm 0.UF/V N N N IO:00000 Keyboard onnector K 0 0 IE IE N 0 0 FP_ON_P 000 KI KI KI KO KI KI KO0 KI KI KO KO KI0 KO KO KO KO KO KO KO KO KO KO KO0 KO KI () KI () KI () KO () KI () KI () KO0 () KI () KI () KO () KO () KI0 () KO () KO () KO () KO () KO () KO () KO () KO () KO () KO () KO0 () KO () FOR EMI/E KO KO0 KI KI KI KO KO KI KI0 Q N N N PN0Y Q PN0Y Q N N KI KO KI KI KO KO KO KO KO KO0 KO KO Q N N PN0Y Q PN0Y N N KO KO KO Fingerprint & TouchPad onnector +V +V () U_FP+ () U_FP- () TP_T () TP_LK N TP 0 0 IE R. IE FP_ON_P N 00F R. : hange to 000, same with Z & Z PN0Y N UTek omputer IN. I FLH ROM had Lai ustom 0, 0, 00 ate: heet of

43 +V QR PUFN_PWR +V QR VFN_PWR R. : dd FN solution r00_h OQ P0H r00_h OQ P0H QR QR QR QR0 0KOhm Q 0UF/V.KOhm PUFNPWR_F 0KOhm Q 0UF/V.KOhm VFNPWR_F QRN 00KOhm QR QR QR QR () PUFN_PWM QRN QRN QRN Q KOhm % KOhm % KOhm % KOhm % 00KOhm 00KOhm Q 0.UF/V N 00KOhm Q 0.UF/V N 000PF/0V QU PUFNPWR_F + + V PUFNPWR_REF - - O +V Q N 0.UF/V PUFNPWR_ON N N () VFN_PWM QRN 00KOhm QRN 00KOhm QRN QRN 00KOhm 00KOhm Q Q0 0.UF/V 0.UF/V VFNPWR_F + + O VFNPWR_REF - - N LMR N Q 000PF/0V VFNPWR_ON R. +V_FN Q 0UF/0V Y_FN IE IE Wto_ N N +V PR0 r00_h N N () PUFN_PWM () PUFN_TH QR 0 QR KOhm % +V PUFN_PWR QR.KOhm PU_FN PUFN_PWM_R IE FNP0 IE Wto_ Q Q 00PF/0V 00PF/0V N QR0 0KOhm PRN 0KOhm PRN PQ0 I00Y +V +V_FN () PR0 KOhm % P0 0.0UF/0V +V PRN N N N r00_h PRN 0KOhm 0KOhm +V () VFN_PWM () VFN_TH QR 0 QR 0 QR.KOhm VFN_PWM_R FNP VFN_PWR V_FN IE IE () _+V_FN PQ UMKN N PQ UMKN N QR KOhm % Q 00PF/0V Q 00PF/0V Wto_ N N N N UTek omputer IN. Touch Pad & K had Lai ustom 0, 0, 00 ate: heet of

44 PWR_W TP_WITH_P PWR_W# () OT 0000P N OFF_W TP_WITH_P FORE_OFF# (,,) 0000P N +V +V ZRN 0OHM R. WIFI_LE WIFI_LE+ + WIFI_LE- ZQ UMKN ZRN KOhm LUE N WIFI_LE () () H_LE- ZQ PM0 Z IE_LE# () ET_LE# () WW +V ZRN 0OHM R. EMIL_LE EMIL_LE+ + EMIL_LE- ZQ UMKN +V ZRN KOhm H_LE_ T_LE# () R. LUE N +V ZRN 0OHM H_LE H_LE+ + H_LE- ZQ PM0 EMIL_LE () H_LE# () ORNE V ZRN KOhm H_LE_ R. +VU ZRN 0OHM PWR_LE PWR_LE+ + PWR_LE- ZQ PM0 PWR_LE# () LUE +V ZRN KOhm PWR_LE_ R. +VU ZR PWR_LE+ PWR_LE + PWR_LE- LUE LE & W had Lai UTek omputer IN. ustom 0 ate:, 0, 00 heet of

45 T-IN onnector -IN onnector T_ON N_FOOTPRINT _IN NP_N P_N P_N P_N P_N 000E _JK_IN JTP JTP JTP JTP vcc N J 0.UF/V _PWR_JK_P JTP JTP JTP JTP N JL /00Mhz JL /00Mhz J 00 J 0UF/V /_OK_IN J J UF/V 0.UF/V T_IN N_FOOTPRINT P_N 0 P_N TT_ON_P 00000V JTP JTP0 JTP JTP J 0.UF/V JTP JTP JTP JTP JTP J V00MH0 J 00PF/0V JTP J V00MH0 JTP J 00PF/0V J V00MH0 JL JL JL J 0.UF/V /00Mhz /00Mhz /00Mhz E_MK_T () E_M_T () T# () N UTek omputer IN. IN & T IN had Lai ustom 0, 0, 00 ate: heet of

46 FOR Mini ard_tvtuner (H=.mm) NUT_TV NUT_TV T T N N FOR Mini ard_wireless (H=.mm) NUT_WL NUT_WL T T N N FOR TPM (H=mm) NUT_TPM LE_ N M/ P (For EMI) M_P M_P N R. MX M_P M_P M_P MX M_P T H P P_H NP_NN NP_NN N N N N N N RILL_0N N 0 N FOR M (H=mm) NUT_M NUT_M LE_ LE_ FOR FN FIXIN (H=.mm) NUT_FN NUT_FN HT-0M0TFE HT-0M0TFE FOR Power oard (H=.mm) NUT_PWR NUT_PWR MX MX M_P M_P MX MX N N N MX TP P (For EMI) TP_P N N N N N N M0X TP_P M/ crew Hole (roup ) W NP_N N W NP_N N PU Heatsink (roup ) N M0X W NP_N N 0N 0N W W attery P (For EMI) W W T_P 0N NP_N N NP_N N MX0 W NP_N N 0N 0N W W T_P MX0 0N W NP_N N N N N N 0N N N N Heatsink (roup E) WE WE M/ orner crew Hole (roup ) W W roup W NP_N N N N N N NP_N N N N N N H N NP_N N N N N NP_N N N N N NP_N N N N N WE NP_N N N N N WE NP_N N N N N N RX0N N W RX0N W N 0N N N N NP_N N N N N NP_N N N N N roup F WE NP_N N N N N N RX0N N N RX0N N N WF RTX N N N N N UTek omputer IN. crew Hole had Lai ustom 0, 0, 00 ate: heet of

47 _T_Y +V +VU +V N +.V N N +.V N N N N VORE _T_Y +.V +0.V N +V +VU +0.V +V N +VU N +.0V VTTOUT_R +V_U N N +V N +.V N N +V +V _T_Y ate: heet of ustom, 0, 00 UTek omputer IN. EMI P 0 had Lai ate: heet of ustom, 0, 00 UTek omputer IN. EMI P 0 had Lai ate: heet of ustom, 0, 00 UTek omputer IN. EMI P 0 had Lai R. E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E0 0.UF/V E0 0.UF/V E0 0.UF/V E0 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E0 0.UF/V E0 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E0 0.UF/V E0 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E0 0.UF/V E0 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E0 0.UF/V E0 0.UF/V E00 0.UF/V E00 0.UF/V E 0.UF/V E 0.UF/V E0 0.UF/V E0 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E0 0.UF/V E0 0.UF/V E0 0.UF/V E0 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E0 0.UF/V E0 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E0 0.UF/V E0 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E0 0.UF/V E0 0.UF/V E0 0.UF/V E0 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E0 0.UF/V E0 0.UF/V E0 0.UF/V E0 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E0 0.UF/V E0 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E0 0.UF/V E0 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E0 0.UF/V E0 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E 0.UF/V E0 0.UF/V E0 0.UF/V

48 /_OK_IN _T_Y VU_ON TEL_P# PREH T# T_LERN TEL_# H_EN# H+L0 (Regulator) HN+P0T0H (Regulator) MXEIT (ontrollor) T H_PL U#_PWR +VU(00m) U#_PWR +VO (00m) _PR_U T_IN WITH (TP0) UMN (WITH) UMN (WITH) +V _T_Y U#_PWR +V +V WITH (P0T0H) PWR_R +.VU VU_ON LL0UTR (Regulator) TI TP00 (ontrollor) +VRV +VO(.0) V_V_PWR +VU +VO(.0) +VO +V +V +V +V +V P0T0H (WITH) P0T0H (WITH) P0T0H (WITH) P0T0H (WITH) +V (.0) +V (.) +V (.0) +V (.0) MP (Regulator) +.VO +.V (.0) U#_PWR +VO +.VO ILZ (ontrollor) +.V +.V (.0) (.0) MP (Regulator) +0.VO (.0) U#_PWR U#_PWR +VO (ontrollor) +.VO (.) +V +.V P0T0H (WITH) (.) +.V +VO & +VO PU_VRON VR_VI0~VR_VI, TP_PU#, PM_PRLPVR, MH_OK, PM_PI#,VENE,VENE IL0RZ (ontrollor) +VORE () VRM_PWR, LK_PWR_# POWER_FLOWHRT UTek omputer IN. 0, 0, 00 ate: heet of

49 _IN Threshold.0Vmax /_OK_IN >.V active etting the dapter Input urrent Limit dapter Iin(max) = [0.0V/Rsense(in)]*[VL/VREF] VL=.V daptor Max. urrent : PR0=0K PR = K; Ilimit =.; W PR0=K PR = K; Ilimit =.; 0W etting the harge Voltage Vbatt = ell * { Vref +[ (VTL-.V) /. ] } VTL=.V => Vbatt =.V POWER PTH & T_LERN PQ00 hape P_H_R_ /_OK_IN TP0 P_H_P 0 PRN0 KOhm PRN0 KOhm PRN0 KOhm PQ0 TP0 P00 NW PT00 TPT PJP00 HORTPIN PT0 TPT P0 PJP0 000PF/0V HORTPIN PR00 hape mohm PQ0 hape hape P_H_PL_0 TP0 P_H_P_0 P_H_N_0 _T_Y T T EL00 /00Mhz EL0 /00Mhz T_ON etting the harge urrent PRN0 P_H_P_0 harge urrent Ichg = [0.0V/Rsense(H)]*[VITL/.V] KOhm Rsense(H)= m Ohm Pre-harging Mode : Precharging current = ~ m Victl = 0.0V ~ 0.0V P_H_P_0 P0 0.UF/V P_H_N_0 P0 0.UF/V attery ell election : TEL_P# =, ells; Victl =.0V => Icharge =. N_ N_ P_H_R_ TPT PT0 TEL_P# = 0, or ells; Victl =.V => Icharge =. PR=0K PR = 0K; Icharge =. /_OK_IN /_OK_IN P0 UF/V P0 0.UF/V PR0 P_VT_H_R T_Y P0 0.UF/V P0 0UF/V P0 0UF/V _T_Y P0 TPT TPT 0UF/V PT0 PT0 Mode pin : Vmode >.V (trie to LO pin) ----> ells.0 > Vmode >.V (floating) ----> ells 0. > Vmode (trie to N) ----> Learning mode VITL< 0.V or IN < V -->harger isable MX_REF :.V MX_LO :.V (,,) P_H_LO_ PT0 P_H_LO_ TPT PQ0 N_ P_H_REF_ P_H_IN_ P_VT_LV_ PL00 PR0 P_H_LO_ IN LOV P_VT_L_ P_VT_PHE_ P_H_IN_ LO 0 LO P_H_REF_ IN PN 0UH mohm REF IP IN Irat=. % N/PKPRE# TT P PR0 OK TT 00PF/0V.KOhm MOE N P % PR0 PR0 PR0 0KOhm KOhm.KOhm Fsw : 00KHz PU00 0.UF/V P_VT_UR_ % % % MXETI N_ PR0 Ohm N_ N_ P_H_VTL_0 P P_H_ITL_0 000PF/0V P_H_L_0 PR0 0KOhm P_H_IP_0 PR0 % P_H_IN_0 KOhm % PR P_H_IINP_0 N/.KOhm PR % PR 0KOhm PR KOhm % 0KOhm % % PQ0 N00 () TEL_P# PJP0 TEL_P# =, ells N_ N_ N_ mil mil TEL_P# = 0, or ells HORT_PIN PRN0 N_ PQ0 N_ 0mil () PREH N_ 00KOhm N00 0mil T# PREH =, Pre-harging Mode harging urrent = m PQ0 () H_EN# N_ 0mil N00 H_EN# =, harger isabled H_EN# = 0, harger Enabled _OK _OK =, daptor is present _OK = 0, daptor is absent () TPT PT0 T_LERN P_H_LO_ T_LERN =, attery discharges PRN0 00KOhm PRN0 MOhm PRN0 MOhm PRN0 MOhm T_LERN = 0, charging voltage with time VTL ( ells) 0mil PRN0 MOhm 0mil N_ PR 00KOHM N_ N_ PRN0 00KOhm N_ PQ0 N00 PRN0 MOhm PRN0 MOhm PRN0 MOhm PRN0 MOhm P_H_LO_ N_ N_ PR0.Ohm T_LERN PQ0 N00 PT TPT _PR_U () _PR_U =, daptor is present _PR_U = 0, daptor is absent IY () T# 0mil T# = ; attery absence T# = 0; attery Plug-in +V_E UTek omputer IN. T_IN () T PRN0 00KOhm 0mil PQ0 N00 P 0UF/V 0 attery Voltage PE00 UF/V T_IN_O# = ; attery absence TPT PT0 T_IN_O# = 0; attery Plug-in POWER_HRER, 0, 00 ate: heet of

50 PR00 P_+VU_FJP_0 PJP00 KOhm % P00 PR0 P_+VU_FR_0 _T_Y _T_Y HORTPIN lose to PE0 P0 00PF/0V PR 0KOhm % % PR0 KOHM % 000PF/0V PQ00 PE00 UF/V N/ P0 0UF/V P0 0.UF/V _T_Y (,) VU_ON (,) V_V_PWR PR0 VU_ON PR PR0 00KOHM PR0 KOhm HTH () +VU_EL0 TPT TPT PT00 PT0 PR0 PR0 _T_Y P_V_V_VIN_ PL00 Trace from PE00 P_+VU_PHE_.Ohm P0.UH PR0 UF/V PQ0 P0.KOhm P00 P0 + + % FJTP 00PF/0V PE0 PE0 PU00 0.UF/V P_VO_OOT_ 00UF/.V P_+VU_OMP_0 INV VT 0 00UF/.V P_VO_H_ P_+VU_UR_ P_+VU OMP OUT_U P_VO_PHE_ P_VU_VU_MOEL_0 TRT LL PR0 P_VO_L_ +VU KIP# OUT_ HTH Ohm P_VU_VU_R#_0 VO_VQ OUTN P_+VU_O_ R# TRIP Rec.0 N VIN P_+VU_O_ REF_X TRIP +V +V _T_Y P_VU_VU_EN_0 ENL VRE 0 +VU +VU ENL RE_IN V_V_PWR VO OUTN 0 P_+VU_L_ P_+VU POO OUT_ PR0 PQ0 PE0 P0 P0 P_+VU_PHE_ P_+VU_OMP_0 TRT LL P_+VU_H_ P_+VU_H_R_ OMP OUT_U UF/V 0UF/V 0.UF/V P_+VU_OOT_ INV VT N/ +VU +VU / Rec.0 PR.KOhm % TP00 F=0KHz Vfb=0.V PR.KOhm % Rec.0 P0 0.UF/V PR KOHM % ML/+/-0% P UF/0V P_+VU_PHE_ HTH TPT PT0 PL0.UH TPT PT0 +VU /. +VU P 00PF/0V Rec.0 PQ0 HTH P 00PF/0V P_+VU_UR_ PR Ohm + PE0 0UF/V + PE0 0UF/V P PR P_+VU_FR_0.KOhm % PR 000PF/0V P_+VU_FJP_0 lose to PE0 PJP0 PR KOhm % PR KOhm % KOhm % HORTPIN Rec.0.V-->.0V () +VU_EL0 +VU P + PE0 PR 0.UF/V.Ohm 00UF/.V N N P_+VU_V_0 P P 0.UF/V 0.UF/V PL0 0UH PU0 INV F P O V N TL OUT PW0OI-TRL P_+VU_PHE_ P_+VU_F_0 P_+VU_TE_ P0 EQ0 PQ0 P TPT PT0 P P 0UF/V 0UF/V N N +VU P P0 0UF/V 0.UF/V N N +VU / N N N N N P 0PF/0V % PR.KOhm PR KOhm % P P UF/V N/ etting the Output Voltage Vout = {(+PR0/PR)}*0. Vout = (+0k/.k)*0.=.V 0.UF/V etting the Operating Frequency Fsw = /{P(0+.*PR)} Fsw = /{0P(0+.*.K)}=Khz N N N N P 0.UF/0V PR.KOhm % PR0 0KOhm % P_+VU_FJP_0 PJP0 HORTPIN lose to P UTek omputer IN. POWER_YTEM 0 ate:, 0, 00 heet of 0

51 P_VORE_PRM_0 P_VORE_VUM_0 P_VORE_RI_0 P_VORE_PRM_0 P_VORE_IEN_0 P_VORE_PRM_0 P_VORE_ROOT_ P_VORE_L_ P_VORE_OOT_ P_VORE_PWM_0 P_VORE_VUM_0 P_VORE_PRM_0 P_VORE_L_ P_VORE_L_ P_VORE_VENE_0 P_VORE_F_0 P_VORE_VENE_0 VORE_VI VORE_VI0 P_VORE_FM_0 P_VORE_PWM_0 P_VORE_PRM_0 P_VORE_VUM_0 P_VORE_OET_ P_VORE_F_0 P_VORE_VIFF_0 P_VORE_PWM_0 P_VORE_PWM_0 P_VORE_PWM_0 P_VORE_PWM_0 P_VORE_OMPR_0 P_VORE P_VORE_OMP_0 P_VORE_F_ P_VORE_PHE_ P_VORE_FR_0 P_VORE_ROOT_ P_VORE_ROOT_ P_VORE_OOT_ P_VORE_IN_ P_VORE_PMON_0 P_VORE_OOT_ P_VORE_PI#_0 P_VORE_VUM_0 P_VORE_UR_ P_VORE_IEN_0 P_VORE_UR_ +V P_VORE_UR_ P_VORE_IEN_0 VORE_VI P_VORE_VIFF_0 P_VORE_H_ P_VORE_H_ P_VORE_PHE_ PM_PRLPVR P_VORE_PRTP#_0 P_PMON_0 PM_PI# PM_PRLPVR PM_PI# P_PMON_0 P_VORE_PRTP#_0 P_VORE_FM_0 VORE_VI VORE_VI VORE_VI VORE_VI P_VORE_H_ P_VORE_IN_ P_VORE_IN_ P_VORE_IN_ P_VORE_PHE_ VORE VORE +V +V +V +V _T_Y N N +V +V N N N N N N N N VORE VORE +V +V +V +VU PU_VRON () VRM_PWR (,,,,) VENE () VENE () VORE_EL () VORE_EL0 () VR_VI (,) VR_VI (,) VR_VI (,) VR_VI (,) VR_VI (,) VR_VI (,) VR_VI0 (,) Vcore_MON () _OK (,,) LK_EN# () ate: heet of,, 00 UTek omputer IN. POWER_YTEM 0 ate: heet of,, 00 UTek omputer IN. POWER_YTEM 0 ate: heet of,, 00 UTek omputer IN. POWER_YTEM 0 PM_PRLPVR TP_PU# phase M MOE PHE M PM_PI# VORE_EL L VI X VORE_EL0 L L VI-00mV L Voltage L:N X VI-0mV X X VI-0mV Rev.0 Rev.0 footprint PT TPT PT TPT P 0.UF/V P 0.UF/V P0 UF/0V P0 UF/0V PL00 /00Mhz PL00 /00Mhz PL0 /00Mhz PL0 /00Mhz OOT PWM V FM PU IL0RZ PU IL0RZ PR KOhm % PR KOhm % PR.KOHM % PR.KOHM % PT0 TPT PT0 TPT PT TPT PT TPT P 0PF/0V P 0PF/0V PQ0 HTH PQ0 HTH PQ HTH PQ HTH PQ N00 PQ N00 PR Ohm PR Ohm PR PR P 00PF/0V P 00PF/0V P0 UF/V P0 UF/V PT TPT PT TPT PR KOhm PR KOhm PQ0 HTH PQ0 HTH PJP0 HORTPIN PJP0 HORTPIN PR PR E PQ PM0 E PQ PM0 PT TPT PT TPT PR0 0KOhm % PR0 0KOhm % % % PR 0KOhm PR 0KOhm PR0 KOhm % PR0 KOhm % PR 0KOhm % PR 0KOhm % PR PR PR 0KOhm PR 0KOhm PL0 0.UH Irat= PL0 0.UH Irat= + PE0 0UF/V + PE0 0UF/V P 0.UF/0V ML/+/-0% P 0.UF/0V ML/+/-0% P0 0.0UF/V P0 0.0UF/V P UF/V P UF/V PT TPT PT TPT PT0 TPT PT0 TPT PE0 UF/V PE0 UF/V PR.kOhm PR.kOhm + PE0 0UF/V + PE0 0UF/V PT TPT PT TPT P0 UF/0V ML/+/-0% P0 UF/0V ML/+/-0% PR PR PR0 Ohm % PR0 Ohm % PR.0KOhm % PR.0KOhm % PR.KOhm % PR.KOhm % PL0 0.UH Irat= PL0 0.UH Irat= PQ0 HTH PQ0 HTH PR 0KOhm % PR 0KOhm % PT0 TPT PT0 TPT P0 PLL P0 PLL P UF/0V ML/+/-0% P UF/0V ML/+/-0% PR0 Ohm PR0 Ohm PT TPT PT TPT PJP00 HORTPIN PJP00 HORTPIN + PE0 0UF/V + PE0 0UF/V PT TPT PT TPT P 00PF/0V P 00PF/0V E PQ PM0 E PQ PM0 % % PQ0 HTH PQ0 HTH PE0 UF/V PE0 UF/V PR.Ohm PR.Ohm P 0.UF/V P 0.UF/V P0 UF/0V P0 UF/0V PR 0KOhm % PR 0KOhm % P0 0.UF/V P0 0.UF/V PR PR PT0 TPT PT0 TPT PR PR PE0 UF/V PE0 UF/V P UF/0V P UF/0V PT TPT PT TPT PR Ohm PR Ohm P0 0.UF/0V ML/+/-0% P0 0.UF/0V ML/+/-0% P0 0.UF/V P0 0.UF/V PT TPT PT TPT PQ0 HTH PQ0 HTH PT TPT PT TPT P0 0.0uF/0V ML/+/-0% P0 0.0uF/0V ML/+/-0% P 0.UF/V P 0.UF/V PQ0 HTH PQ0 HTH P 000PF/0V P 000PF/0V P 0.UF/V P 0.UF/V PT0 TPT PT0 TPT PR00 Ohm PR00 Ohm PT TPT PT TPT P 0.UF/V P 0.UF/V PT TPT PT TPT + PE0 0UF/V + PE0 0UF/V PJP0 HORTPIN PJP0 HORTPIN PL0 0.UH Irat= PL0 0.UH Irat= P 0.UF/0V ML/+/-0% P 0.UF/0V ML/+/-0% PJP0 HORTPIN PJP0 HORTPIN PQ N00 PQ N00 PQ0 HTH PQ0 HTH PE0 UF/V PE0 UF/V + PE 0UF/V + PE 0UF/V PR PR PR.KOhm % PR.KOhm % PT TPT PT TPT PR 0KOhm % PR 0KOhm % PQ00 HTH PQ00 HTH PR0 0KOhm PR0 0KOhm PR.KOhm % PR.KOhm % P 0.UF/V P 0.UF/V PR.KOhm % PR.KOhm % + PE0 0UF/V + PE0 0UF/V PT TPT PT TPT PT TPT PT TPT VOUT VIN- VIN+ N VIN+ VIN- VOUT V PU LMR PU LMR PT TPT PT TPT PT TPT PT TPT PR.KOhm % PR.KOhm % PI# PMON RI VR_TT# NT OFT OET VW OMP F 0 VI 0 VI VI0 PWM PWM PWM FM IEN IEN IEN PU IL0RZ-T PU IL0RZ-T PR 0KOhm % PR 0KOhm % PT TPT PT TPT PR 0KOhm % PR 0KOhm % P00 UF/V P00 UF/V PQ0 HTH PQ0 HTH PT TPT PT TPT PE00 UF/V PE00 UF/V PT TPT PT TPT % % OOT PWM V FM PU IL0RZ PU IL0RZ PR 0KOhm % PR 0KOhm % P0 0.UF/V P0 0.UF/V P0 0.UF/V P0 0.UF/V PT TPT PT TPT PQ0 HTH PQ0 HTH PR KOhm PR KOhm PJP0 HORTPIN PJP0 HORTPIN PQ0 HTH PQ0 HTH P 0PF/0V P 0PF/0V P0 00PF/0V P0 00PF/0V PR.KOhm % PR.KOhm % PT0 TPT PT0 TPT PR 0KOhm PR 0KOhm PJP0 HORT_PIN PJP0 HORT_PIN P 0.UF/0V P 0.UF/0V PR % PR % PR KOhm % PR KOhm % % % PR PR PR.Ohm PR.Ohm PR0 PR0 P 0PF/0V ML/+/-0% P 0PF/0V ML/+/-0% PR.KOHM % PR.KOHM % PJP0 HORTPIN PJP0 HORTPIN P 0.UF/V P 0.UF/V OOT PWM V FM PU IL0RZ PU IL0RZ PE0 UF/V PE0 UF/V PR KOhm % PR KOhm %

52 Rev.00 () U#_PWR +VU _T_Y PR0 % +VU _T_Y _T_Y PR00.Ohm PR0 MOHM P_+.V_VIN_ P00 TW PQ00 PE00 UF/V P00 0UF/V P0 0.UF/V () R_PWR Open rain P0 UF/0V PT00 TPT P0 000PF/0V P_+.V_FJP_0 P_+.V_V_ P_+.V_F_0 VOUT V F P PU00 MLTRT Vfb=0.V Fsw~0KHz P_+.V_OOT_ H LX ILIM 0 VP +VU P_+.V_H_ P_+.V_PHE_ P_+.V_ILIM_0 P0 UF/0V P0 0.UF/V PR0 0KOhm % Rev. P_+.V_PHE_ Rev.0 PJP0 P_+.V_ILIMJP_0 HORTPIN HTH PQ0 Rev.0 PL00.0UH P0 00PF/0V P_+.V_UR_ + + PE0 PE0 00U/.V 00U/.V VQ / +.V + PE0 00U/.V P_+.V_L_ HTH Rev.0 PR0 Ohm PR0 P_+.V_FJP_0 PJP0.KOhm % HORTPIN PR0 0KOhm % PR0 0KOhm % PR0 0KOHM % PR0.KOhm % P0 PF/0V () VR_EL0 Rev. () VR_EL () VR_EL +0.V PT0 TPT PT0 TPT PJP0 MM_OPEN_MIL +.V +0.V /. PU0 MPITR VIN N(N) N(REFEN) VOUT VI N N V REFEN +VU +.V PRN.KOhm PRN P_+0.V_REF_0.KOhm +0.VO P0 PRN.KOhm 0UF/.V P0 P0 0UF/.V 0UF/.V P & P lose to IMM P 0UF/.V P closed to VRM PRN.KOhm R Power Rev:.00 <OrgName>, 0, 00 ate: heet of

53 _T_Y P00 0.UF/V +VO / 00m PQ00 P0T0H mb_to_lf mil PR00 0KOhm P0 0.UF/V PT00 TPT mil +V Imax=00m P0 PR0 0UF/.V.KOhm % +V mil PU0 VOUT VIN N ME00EETZ mil P0 0UF/.V Imax=00m +V For IR Power _T_Y PT0 +V_IR TPT PU00 LL0TR 0mil 0mil Vin Vout N N N N P0 N N P0 0.UF/V UF/0V ML/+/-0% PU0 PLL PR0 0KOhm % ET+.V +V +V +V ET+.V TPT PT0 TPT PT0 TPT PT 0mil 0mil ET+.V PU0 VIN N(N) N(REFEN) VOUT VI MPITR N N V REFEN PR0.KOhm mil P_ET+.V_0 P0 P0 + PE0 PR0 0KOhm 0UF/.V 0UF/.V 00UF/.V P_ET+.V_0 +V +.V Imax= TPT PT0 TPT PT0 P0 0UF/.V TPT PT0 0mil 0mil +.V + PE00 00UF/.V P_+.V_REF_0 +.V / PU0 VIN N(N) N(REFEN) VOUT VI MPITR N N V REFEN +V mil PR0 KOhm mil P_+.V_REF_0 TPT PT0 PU0 HN UTek omputer IN. POWER_I/O_+V & +.V ustom 0, 0, 00 ate: heet of

54 Power ood etecter +V () U#_PWR 0mil 0mil FORE_OFF# (,,) (,,,,) VRM_PWR () R_PWR (,0) V_V_PWR.V_.V_PWR 0mil 0mil 0mil 0mil P00 TW P00 TW 0mil PR000 00KOHM PT000 TPT P000 TW 0mil PQ000 N00 PR00 0KOhm % P000.UF/.V PQ00 N00 PON +VU +VU N PT00 +.0V TPT +.V +.0V +.0V V PT00 PE00 PE0 TPT +.V 00UF/.V 00UF/.V 0 0 _T_Y _T_Y 0 N N 0 Near N & 0 0 () U#_PWR.V_.V_PWR VMH_EL0 () VMH_EL () TO_ON_0P N N N 00 UTek omputer IN. POWER_PROTET ustom 0, 0, 00 ate: heet of

55 U#_PWR POWER _T_Y TPT PT00 TPT PT0 PQ00 TPT PT0 TPT PT0 PWR_R is for MXM Vin PWR_R PR00 IY 0KOhm % PR PE00 P00 P_MXM_WTE_ 00KOHM UF/V 0UF/V P0 0.0UF/0V PQ0 N00 PR0 0KOhm P0 % 0.UF/V +.V TPT PT TPT PT PQ0 P0T0H mb_to_lf P_+.V_WTE_ PR0 KOhm % TPT TPT PT PT P0 P0 0UF/.V 0UF/.V N/ N/ (.) +.V +.V is for MXM V module +VU TPT PT TPT PT U#_PWR POWER TPT PT (0.0) +V P0 0.0UF/0V U#_PWR 0mil PQ0 UMN PR0 00KOHM TPT PT TPT PT0 PQ0 P0T0H mb_to_lf TPT PT TPT PT +VU +V (.) P_+V_WTE_ PR0 0KOhm % P0 0.UF/V.0 FOR MXM (,,,) U_ON TPT PT PR0 0mil TPT PT () U#_PWR 0mil +VU TPT TPT PT PT PQ0 P0T0H mb_to_lf P_+V_WTE_ PR0 KOhm P0 % TPT PT TPT PT +V () () U_ON () U#_PWR TPT PT PR0 0mil TPT PT0 0mil 0.0UF/0V +VU TPT PT PQ0 TPT PT +V () PR 0KOhm % IY PR0 00KOHM TPT PT U#_PWR 0mil PR KOhm % P0 0.0UF/0V PQ0 N00 POWER_LO WITH UTek omputer IN. 0, 0, 00 ate: heet of

PART for BOM only 02G GPU NB8M

PART for BOM only 02G GPU NB8M RT_TY P PRT for OM only Function U Partnumber RT TY 000 LOTION Temp Modify 0: elete E,,,, already have in location elete E, No space to add elete,,0,,,,,,, No space to add TT PU NM 00000 Title Revision

More information

2007/7/15. DDR2 x 1. DDR2 x 1 SATA1. 4 x SATA150,300 ports SATA2 SATA3 SATA4 IDE X1. USB2.0 8 ports WIFI. BIOS Flash ROM (SPI)

2007/7/15. DDR2 x 1. DDR2 x 1 SATA1. 4 x SATA150,300 ports SATA2 SATA3 SATA4 IDE X1. USB2.0 8 ports WIFI. BIOS Flash ROM (SPI) PI-EX x lot ch udio PI-EX x lot LN THERO RELTEK L PI lot PI lot V PKPL-VM/I PI-EX x PI-EX x PI-EX x zalia V PI U MHz Intel L Pentium (90/nm).Hz PU Intel MH earlake (North ridge) F 00/0/MHz MI U Intel IH

More information

Model Name: 8I945AE-AE Revision 1.1

Model Name: 8I945AE-AE Revision 1.1 Model Name: IE-E Revision. HEET TITLE HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET LOK IRM OM & P MOIFY HITORY P_L_ P_L_ P_L_ P_L_,E,F, MH-LKEPORT_HOT MH-LKEPORT_RII MH-LKEPORT_PI E, MI MH-LKEPORT_INT V

More information

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E 0 0 0 0 0 0 0 lock iagram ystem etting * PU-YONH(HOT) PU-YONH(PWR) * N-PM(HOT) * U ONN * I ROM * LE * R Mx x Option PU YONH MEROM W W LOK EN I 0 FJr 0 0 0 N-PM(MI & F) N-PM(RPHI) N-PM(R) N-PM(PWR) 0 &

More information

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD 0_lock iagram 0_ystem etting 0_PU-YONH(HOT) 0_PU-YONH(PWR) 0_N-M(HOT) 0_N-M(MI & F) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM() _-IHM() _-IHM() _-IHM(PWR) 0_R O-IMM0 _R O-IMM _R TERMINTION

More information

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM WJ: YONH/LITO-PM/M LOK IRM PE LOK EN. I0 PE 0 MI PREMP & INT MI PE 0, PE PE PE R VRM* F TV OUT ZLI M PE LV RT ZLI L0 UIO_MP & INT PK PE PE PE nvii M PE,,,0,, PIF JK zalia PIE LP T PE,, PE,,,,0,, Yonah

More information

F8V L80V N80V N81 Montevina Block Diagram

F8V L80V N80V N81 Montevina Block Diagram FV L0V N0V N Montevina lock iagram _IN & T ON PE 0 Penryn W & LE PE HMI RT PE PE LV & INV PE INTERNL KEYOR TOUH P PE IR IO PI ROM MI IN HP&PIF OUT OPMP PE Internal MI ON PE PE PE 0 V aughter PE FVa: M

More information

F80Q SCHEMATIC Revision 2.00

F80Q SCHEMATIC Revision 2.00 F0Q HMTI Revision.00 P 0 0 0 0 ontent YTM P RF. PU-Penryn() PU-Penryn() PU P, Thermal enor LOK N._ILPRLF N_-0L ()--PU N_-0L ()--R/P N_-0L ()--R bus N_-0L ()--POWR N_-0L ()--POWR N_-0L ()--/trapping R O-IMM_0

More information

Z62Ha CPU. Card Reader TPM 1.2 GIGA LAN NEWCARD DDR2 SO-DIMM1 DDR2 SO-DIMM2 AZALIA CODEC CLOCK GEN MDC CONN. DDR2 32MX16M X4. Touch Pad.

Z62Ha CPU. Card Reader TPM 1.2 GIGA LAN NEWCARD DDR2 SO-DIMM1 DDR2 SO-DIMM2 AZALIA CODEC CLOCK GEN MDC CONN. DDR2 32MX16M X4. Touch Pad. lock iagram R MXM X L RT Internal K Touch Pad ynaptics TI PU M- ebug onnector TPM. INFINEON L PU MEROM ocket-p NORTH RIE I OUTH RIE R single hannel- R single hannel- MUTIOL MHz ITP ONN. LOK EN I LPR00

More information

On Board Device: Main Memory: Dual-channel DDR-II * 4 (Max 8GB) Expansion Slots: PCI EXPRESS X16 SLOT *2 PCI EXPRESS X1 SLOT * 1 PCI SLOT * 2

On Board Device: Main Memory: Dual-channel DDR-II * 4 (Max 8GB) Expansion Slots: PCI EXPRESS X16 SLOT *2 PCI EXPRESS X1 SLOT * 1 PCI SLOT * 2 ONTENT over, lock diagram Intel L PU HEET - - TX Version:. NVII R IMM,,, R Terminations NVII R0 NVII MP PI lot & - - - - PU: Intel Pentium edar Mill / Prescott, Pentium mithfield / Presler and onroe /

More information

CPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76

CPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76 0 lock iagram * 0 0 0 0 ystem etting * 0_PU-Merom(HOT) 0_PU-Merom(PWR) U ONN * I ROM * Fv/c 0 * 0 0_RETLINE(HOT) 0 0_RETLINE(MI & F) 0 0_RETLINE(RPHI) 0 0_RETLINE(R) 0 _RETLINE(PWR) _RETLINE(PWR) _RETLINE()

More information

T53S Main BD. R1.2 Block Diagram

T53S Main BD. R1.2 Block Diagram T Main. R. lock iagram LV PE Merom PU LV / ULV PE, F F 00/ MHz LOK EN. ILPRLF-T PE FN Thermal sensor PE 0 RT HMI PE PE M Nvidia NP- M PE 0,,,,,, PE udio L PE,, 0 F PI-E X zalia LP restline PM PE 0,,,,,

More information

Z96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE

Z96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE 0_lock iagram 0_ystem etting 0_Merom PU () 0_Merom PU () 0_PU P. 0_PM--PU () 0_PM--R/PE () 0_PM--R U () 0_PM--PWER () 0_PM--PWER () _PM--/TRPPIN () _IHM() _IHM() _IHM() _IHM--PEW/ () _R -IMM0 _R -IMM _R

More information

A8Jp/Jv/Je/Jn/Fm SCHEMATIC

A8Jp/Jv/Je/Jn/Fm SCHEMATIC Jp/Jv/Je/Jn/Fm HMTI P 0 0 0 0 ontent YTM P RF. Merom PU () Merom PU () PU P/THRML NOR LOK N. alistoga--pu alistoga--pi alistoga--r alistoga--powr alistoga--n alistoga--trap R O-IMM_0 R O-IMM_ R R TRMINTION

More information

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_ : PENRYN/NTI/IH9-M/N9M- LOK IRM mall-oard ub-oard R VRM*(MX) RT MI PREMP & INT MI LZI M UIO OR L0 PE mall-oard LV HMI TouchPad PE IO PI ROM PE INTERNL KEYOR PE PE PE PE UIO_MP & INT PK PE PE PE PE nvii

More information

Model Name: 965P-DQ6. Revision 1.01F

Model Name: 965P-DQ6. Revision 1.01F Model Name: P-Q HEET TITLE Revision.0F HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET OM & P MOIFY HITORY LOK IRM POWER MP P_L_ P_L_ P_L_ P_L_ MH-ROWTER_HOT MH-ROWTER_RII MH-ROWTER_PI E, MI MH-ROWTER_T V MH-ROWTER_

More information

A8S NVIDIA_NB8X VGA Board SCHEMATIC

A8S NVIDIA_NB8X VGA Board SCHEMATIC PE ontent YTEM PE REF. NVII_NX V oard HEMTI Thermal block diagram MXM N 06'0/ 0 ontent 0 MXM connector 0 PI-E Interface E FN M_LK M_T M_LK_V R M_T_V _LK_MXM _T_MXM R R V_THERM_LERT# R slave Mus Ext Thermal

More information

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N

A_SYNCOUT1_P A_SYNCOUT1_N A_SYNCOUT2_P A_SYNCOUT2_N A_SYNCOUT3_P A_SYNCOUT3_N ate: //00 heet of File: :\User\..\MFO.choc rawn y: NIN_P NIN_N NOUT_P NOUT_N N_N N_P LE OLK_P OLK_N NTROUT_P NTROUT_N IN_P LK_P LK_N NV_P IN_N NV_N VO MFO.choc TK TI TO TK TI TO LK _IN ONE HWP INIT_ M

More information

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25 LT- lock iagram YTEM / TP0 INPUT OUTPUT 0 /MM M/M Pro/x 0 RJ ONN EXT MI LK EN ILPR Thermal ensor/ Fan control MT RII / RII / lot lot Ricoh R ardreader OROM M0/M 0/00M/000M TLE RJ ML0 ONN RELTEK H UIO OE

More information

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset Revision History / ORIINL RELEE Model : MEI Mobile othan with INTEL M / IH-M hipset P INEX P YTEM LOK IRM P POWER IRM & EQUENE P PIO & POWER ONUMPTION P PU anias/othan-/ P PU anias/othan-/ P LOK EN I P

More information

C45/C46 Block Diagram

C45/C46 Block Diagram / lock iagram LK EN I LPR.00.00W Mobile PU Merom /., Project code:.u0.00 Project code:.v00.00 P Number : 0 Revision : - YTEM / TP0 INPUT TOUT OUTPUT V_() V_() YTEM / INPUT TOUT OUTPUT 0V_0(.) V_(.) R /

More information

915A01 Schematic Page Index

915A01 Schematic Page Index Foxconn Precision o. Inc. chematic Page Index Fab. ate: //. Index Page. Topology. Rest Map. lock istribution. Power elivery Map. Power equence. K locken. VR. (, P). VR. (). R POWER. Power.V/.V..V_MH. L

More information

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M Project Name :IIx Platform : eleron + 0 + Park + IHM PE..... PU... 0_FF. 0...... -IHM.... 0.......... 0....... POWER... 0. ONTENT INEX YTEM LOK IRM POWER IRM & EQUENE Power on equence iagram PU Penryn

More information

Generated by Foxit PDF Creator Foxit Software For evaluation only.

Generated by Foxit PDF Creator Foxit Software   For evaluation only. I_ST I_SLK K_% R K_% R L_0 L_ L_ L_ KEY TON_STHL /F NN_ NN_ P M VS OUTL P OUTR VR MIIN VREF V HOSI LOSI R X pf LOSO.KHZ M_% pf HOSO X pf MHz HOSI 0 pf POWER Generated by Foxit PF reator Foxit Software

More information

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec YTM / MX lock iagram RTMT-.00.0W P TKUP YTM / Max.00.00, TV Out TOP INPUT OUTPUT R LK N. / MHz, R / MHz /MHz Mobile PU Yonah eleron M HOT U 00//MHz@.0V alistoga TL+ PU I/F R Memory I/F INTRT RHPI Project

More information

L53II0 M/B and Daughter P/N LIST:

L53II0 M/B and Daughter P/N LIST: Model : LII0 P P/N:L00- P P/N:L00- Intel Merom PU + M + IH-M hipset LII0 M/ and aughter P/N LIT: LII0 M/ ffiliated FF/able P/N LIT: P0 INEX P0 YTEM LOK IRM P0 POWER IRM & EQUENE P0 PIO & POWER ONUMPTION

More information

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader YTM / TP0 LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz alistoga, PI xpress x V_ R_VRF_0 TI RT V M Ver.: MP / MP R Ver.:

More information

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2.

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2. R lock iagram LK EN. / MHz R MI In x I LPR / MHz odec L /MHz ZLI OP MP Q INT.PKR x OK E R PI-E PI-Express U.0 PORT/PORT Repeater/ PIEQX0 ock Port x Jack In x RJ- Ethernet Port x HMI x RT x U.0 x udio In

More information

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34 MYLL lock iagram a. Line In b. Mic In c. INT Mic d. Line Out e. INT.PKR R II O-IMM R II O-IMM P Layer tackup L: ignal L: V L: ignal L: ignal L: N L: ignal ~ LK N. IT V odec L OP MOM M ard ~ RM U / MHz

More information

Z62H CPU CLOCK GEN NORTH BRIDGE DDR2 SO-DIMM0 DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ENE3925 AZALIA CODEC.

Z62H CPU CLOCK GEN NORTH BRIDGE DDR2 SO-DIMM0 DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ENE3925 AZALIA CODEC. PU MERM ocket-p ITP NN. LK EN ZH L Internal K Touch Pad ynaptics E PI FLH LV i 0 ELV RT ebug onnector TPM. INFINEN L E ENE I - PI FLH HV us Vus R LP PI i F MHz/MHz NRTH RIE UTH RIE i MUTIL MHz R ingle

More information

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation Inventec orporation R& ivision oard name : Mother oard chematic Project : Z (anta Rosa) Version : 0. Initial ate : March 0, 00 Inventec orporation F, No., ection, Zhongyang outh Road eitou istrict, Taipei

More information

CPU Diamondville N270 & N280 NORTH BRIDGE SOUTH BRIDGE. SATA FPC Conn

CPU Diamondville N270 & N280 NORTH BRIDGE SOUTH BRIDGE. SATA FPC Conn 0_lock iagram 0_ystem etting 0_Power equence 0_lock en_ipr 0_iamondville_U 0_iamondville_PWR 0_N-M(OT) 0_N-M(MI) 0_N-M(RPI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IM(PWR) _-IM() _-IM() _-IM() _R OIMM _R_Termination

More information

F3T Block Diagram. CPU S1g1 DDR2-667 PAGE 2,3,4. H.T 800 MHz C51MV PCIE *1 PCIE *1 PAGE 9,10,11,12,13 H.T MCP51 USB SATA USB 2.

F3T Block Diagram. CPU S1g1 DDR2-667 PAGE 2,3,4. H.T 800 MHz C51MV PCIE *1 PCIE *1 PAGE 9,10,11,12,13 H.T MCP51 USB SATA USB 2. FT lock iagram R M* R M* R M* R M* PE PU VORE PE,, PU g R- ual hannel R PE, O-IMM X bit H.T 00 MHz Power On equence PE LV & INV PE RT & TV OUT PE VI M PE,,,,,, PIE * MV PE,0,,, PIE * PIE * U PE MINI R

More information

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th n r t d n 20 0 : T P bl D n, l d t z d http:.h th tr t. r pd l 46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l

More information

CPU. Diamondville FCBGA437. FSB533/400MHz NORTH LVDS BRIDGE 945GSE RGB. x2 DMI SOUTH BRIDGE LPC ICH7-M. Touch Pad PCIE USB USB_P1/2/3 USB_P4 USB_P7

CPU. Diamondville FCBGA437. FSB533/400MHz NORTH LVDS BRIDGE 945GSE RGB. x2 DMI SOUTH BRIDGE LPC ICH7-M. Touch Pad PCIE USB USB_P1/2/3 USB_P4 USB_P7 0_lock iagram 0_ystem etting 0_Power equence 0_lock en_ilpr 0_iamondville_U 0_iamondville_PWR 0_N-M(HT) 0_N-M(MI) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM(PWR) _-IHM() _-IHM() _-IHM() _R IMM

More information

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802.

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802. Y lock iagram INPUT OUTPUT R LK N. IT V / MHz, R / MHz INT.PKR RJ MOM M ard H 0 ROM 0 Mobile PU Yonah eleron M, T PT HOT U 00//MHz alistoga,,, MINI U TXFM Phone lue-tooth OM LPT U x port U P RT PORT PORT

More information

X51C Main BD. R1.0 BLOCK DIAGRAM

X51C Main BD. R1.0 BLOCK DIAGRAM X Main. R.0 LOK IRM Merom PU LOK EN. ILPRLF-T PE ufp FN + Thermal sensor PE, PE 0 PE LV i0elv F 00 MHz PE TV PE RT im TE R MHz R-II O-IMM X PE,, PE PE 0,,,,,, MI * PIE * Miniard WLN onn. PE New ard onn

More information

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1 TERE lock iagram PE FN ENR M0RMZ PE, PU T00 xx,xx eries PE PE LK EN 0 HRER RUT F MHz Power n equence PE 0 TP PE PE LV & NV RT MH-M alistoga ML 0:00000 PE,,,,0, M nterface R-MHz ual hannel R PE,, -MM X

More information

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA lba iscrete TI M-LP gr chematics ufp Mobile Penryn Intel antiga-pm + IHM 00-0- REV : : Nopop omponent M : Pop when antiga is M PM : Pop when antiga is PM /P : OM control if antiga is PM Wistron

More information

MS Last Schematic Update Date: 11/06/2002

MS Last Schematic Update Date: 11/06/2002 over heet lock iagram MIN LOK EN & IE ONNETOR mp- INTEL PU ockets INTEL rookdale- /L MH R LOT R TERMINTOR INTEL IH H00 & VI TV OUT PI LOT / FWH U PORT LP I/O(Ms LPM) OM & LPT & F & FN K / M ONNETOR / POV

More information

立成网. 视频教程 LICHENGNB.COM

立成网. 视频教程 LICHENGNB.COM 本图纸版权属原厂家所有 仅在服务该产品使用者时使用 YTM / TP0 Project code: 9.Q0.00 INPUT OUTPUT LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz

More information

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM TS: MEROM/-PM/IH-M/NM-SE LOK IRM LOK EN. ISLPRLF-T R VRM*(X) Merom PE ufp FN Thermal sensor F PE PE,, PE FS 00 MHz LVS nvii NM-SE PE RT PE POWER RESTLINE PM PIE * PE ~ R-II SO-IMM R MHz VORE PE 0 SYSTEM

More information

P901 CPU CLOCK GEN ICS9LPR G NORTH SODIMM 200P BRIDGE. AZALIA CODEC Realtek ALC269 SOUTH BRIDGE MDC MINICARD. Card Reader Alcor AU6336

P901 CPU CLOCK GEN ICS9LPR G NORTH SODIMM 200P BRIDGE. AZALIA CODEC Realtek ALC269 SOUTH BRIDGE MDC MINICARD. Card Reader Alcor AU6336 0_lock iagram 0_ystem etting 0_Power equence 0_lock en_ilpr 0_iamondville_U 0_iamondville_PWR 0_N-M(HT) 0_N-M(MI) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM(PWR) _-IHM() _-IHM() _-IHM() _R IMM

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Project Code & Schematics Subject:

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date)   Project Code & Schematics Subject: Page of chematics Page 0 chematics Page Index 0 lock iagram 0 Penryn(HOT U) / 0 Penryn(HOT U) / 0 Penryn (Power/nd) / 0 LOK N 0 antiga (HOT) / 0 antiga (MI) / 0 antiga (RPHI) / 0 antiga (RII) / antiga

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

FS-1100A Page # Description Of Page

FS-1100A Page # Description Of Page F-00 ision escription Of hanges ate (M--Y) Phase R0. modify mm reset circuit (page ) 0-0-00. add PI bit function (page,, ). increase V power bypass cap (page 0, ). modify FN speed sensor circuit (page

More information

MS-6719 Ver:1.0. MEDION ****** Ver:0B

MS-6719 Ver:1.0. MEDION ****** Ver:0B MI VRM.x M- Ver:. MEION ****** Ver: INTEL ocket ommand ddress U ata U PU lock R IMM Terminator PU: Pentium socket- Processor ystem hipset: I(N) I() On oard Function hip: LP I/O-WHF IEEE ERE-FW LN-Realtek

More information

CPU Yonah Single core Yonah Celeron Page 2. AGTL+ 133/166MHz DDR2 533/667 RC415ME. Page 5,6,7,8,9 PCIE X4 SB600. LPC 33MHz. Debug Conn.

CPU Yonah Single core Yonah Celeron Page 2. AGTL+ 133/166MHz DDR2 533/667 RC415ME. Page 5,6,7,8,9 PCIE X4 SB600. LPC 33MHz. Debug Conn. FR LOK IRM PU Yonah ingle core Yonah eleron Page TL+ MHz LV Page 0 RT Page PIE RME R ingle hannel UL R O-IMM Page,, Page,,,, PIE X MINIR Page 00 LN 000 TTNI L LP MHz ebug onn. Page NEWR Page Page,,,, H

More information

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0] STTTW STTLKW POW[:0] PTW[:0] SYNHW PLKW Sheet_ STTTS STTLKS POS[:0] PTS[:0] SYNHS PLKS Sheet_ Spareates PLKS SYNHS PTS[:0] POS[:0] STTLKS STTTS MLKS MTS Sheet_ PLKW PLKS SYNHW SYNHS PTW[:0] PTS[:0] POW[:0]

More information

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU.

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU. M lock iagram RII lot 0 RII lot Power witch RJ ONN Line In INT.PKR Line Out (PIF) RJ INT. MI rray igital HMI (PIF),, Mini ard_ Robson Mic In -T ONN RII hannel RII hannel MP MP MOM -T IL 0/00 ontroller

More information

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system.

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system. P-M-IO igital IO Module User Manual This document contains information on the IO digital IO module for the RS P system. Version v.0, 0/0/00 P-M-IO Manual ontents. igital IO Module. igital Outputs.... Using

More information

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power KEIm aseboard REV TE PGES ESRIPTION.0.0 Oct//0 ll INITIL REVISION RELESE..0 Feb//0 ll MP REVISION RELESE PGE ESRIPTION lock iagram, History SoM onnector L onnector Ethernet URT nalog Peripheral Power KONO

More information

~,. :'lr. H ~ j. l' ", ...,~l. 0 '" ~ bl '!; 1'1. :<! f'~.., I,," r: t,... r':l G. t r,. 1'1 [<, ."" f'" 1n. t.1 ~- n I'>' 1:1 , I. <1 ~'..

~,. :'lr. H ~ j. l' , ...,~l. 0 ' ~ bl '!; 1'1. :<! f'~.., I,, r: t,... r':l G. t r,. 1'1 [<, . f' 1n. t.1 ~- n I'>' 1:1 , I. <1 ~'.. ,, 'l t (.) :;,/.I I n ri' ' r l ' rt ( n :' (I : d! n t, :?rj I),.. fl.),. f!..,,., til, ID f-i... j I. 't' r' t II!:t () (l r El,, (fl lj J4 ([) f., () :. -,,.,.I :i l:'!, :I J.A.. t,.. p, - ' I I I

More information

G60J Schematics for Calpella Platform Rev. 1.5

G60J Schematics for Calpella Platform Rev. 1.5 YTEM PE REF. 0. lock iagram 0. ystem etting 0. PU()_MI,PE,FI,LK,MI 0. PU()_R 0. PU()_F,RV,N 0. PU()_PWR 0. PU()_XP. R()_O-IMM0. R()_O-IMM. R()_/Q Voltage. VI ontroller 0. PH()_T,IH,RT,LP. PH()_PIE,LK,M,PE.

More information

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC.

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC. E YTEM / Project code: TP P0 lock iagram YTEM / Mobile PU PWQI LK EN. ILPRYLFT-P RTMT-0-V-RT HOT U Penryn, /00/0MHz@.0V Line Out odec H udio PI-E/U.0 L IHM New card PIe ports MI In PI/PI RIE M/M Pro/ U.0

More information

RTL8211DG-VB/8211EG-VB Schematic

RTL8211DG-VB/8211EG-VB Schematic RTL8G-V/8EG-V Schematic REV..8 Page Index. Page. PHY. MI. M. Power. History RTL8G/8EG Size ocument Number Rev.8 TITLE PGE ate: Sheet of External clock and rystal RTL8G/8EG GMII/RGMII Interface LK_M ENSWREG

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0. 0 #E0 GPIOK #MWR #MR #FWE HOSI KEYI0 GPIO0 HOSO V V VREFI KEYI GPIO GPIO_ V KEYO GPIO #E OUTR MIIN VMI GPIO_0 #LON V #HOL 0 0 #E KEYO GPIO 0 KEYO0 GPIO GPIO_ GPIO_0 #MR #MWR V V V V TSEL #E #E0 V HOSI

More information

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5

C107 C108 C uF/10V Ta. 10uF/10V Ta. 100nF. 100nF. 100nF C106 C111 C110 VCC VCC AVCC (AD0)PA0 (AD1)PA1 (AD2)PA2 (AD3)PA3 (AD4)PA4 (AD5)PA5 ate: may 0 Kiad.... ize: Id: / RPIVR alarm v. File: rpialarm.sch heet: / pittnerovi.com P0 P P 0 P0 PI VR_ IRQ IRQ VR_ V R0 00k RFM_IRQ PWM LOOP LOOP0 comm comm.sch 00uF/.V R0 00k V VR_ K VR_ V V RT P0

More information

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n R P RT F TH PR D NT N N TR T F R N V R T F NN T V D 0 0 : R PR P R JT..P.. D 2 PR L 8 8 J PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D.. 20 00 D r r. Pr d nt: n J n r f th r d t r v th

More information

H NT Z N RT L 0 4 n f lt r h v d lt n r n, h p l," "Fl d nd fl d " ( n l d n l tr l t nt r t t n t nt t nt n fr n nl, th t l n r tr t nt. r d n f d rd n t th nd r nt r d t n th t th n r lth h v b n f

More information

4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n tr t d n R th

4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n tr t d n R th n r t d n 20 2 :24 T P bl D n, l d t z d http:.h th tr t. r pd l 4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n

More information

PCIE*16. Ivy Bridge PROCESSOR rpga988b <=8" VCORE,VGFX_CORE B.Schematic Diagrams FDI DMI*4 <=8" <=8" PantherPoint Controller Hub (PCH)

PCIE*16. Ivy Bridge PROCESSOR rpga988b <=8 VCORE,VGFX_CORE B.Schematic Diagrams FDI DMI*4 <=8 <=8 PantherPoint Controller Hub (PCH) chematic iagrams ystem Block iagram UIO BOR PHONE JK x, UB x P0 O BOR P0EM hief River ystem Block iagram V,V HEET 0 V,.V,V,V,.V P0 LIK & F/P BOR POWER LE BOR Function LE BOR Indicatory LE BOR MXM.0 ep

More information

Th pr nt n f r n th f ft nth nt r b R b rt Pr t r. Pr t r, R b rt, b. 868. xf rd : Pr nt d f r th B bl r ph l t t th xf rd n v r t Pr, 00. http://hdl.handle.net/2027/nyp.33433006349173 P bl D n n th n

More information

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE ER_P MIN OR 00.. Tuesday, March 0, 00 TE HNE NO. X0 REV EE TE POWER TE RWER EIN HEK REPONILE IZE= VER: FILE NME: XXXX-XXXXXX-XX P/N XXXXXXXXXXXX INVENTE ER_JM OE IZE O.NUMER REV --00-L X0 X0 HEET . chematic

More information

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B IS_IRQ V._0._0._0 O NOT IS_IRQ R K_0._0.0_0 J J.0_0 0 RV_RESET V RV_RESET V TP J IS TEST._0 TP V X [0..] [0..] GN GN -I/O H K RESRV V 0 IRQ V -V REQ -V U 0WS 0 0 V 0 -IO_HRY._0 GN -I/O H RY 0 -SMEMW EN

More information

Thurman UM chematics ocument ufp Mobile Merom Intel restline-m + IHM 00-0- REV : (ELL:X0) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Thurman UM ize ocument Number

More information

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V

R2 44.2K_1% 5DVCC 5DVCC GND COMP SS24 DW1. EC2 470uF/16V. 470uF/16V 内内内内内内 DW2; 去去 U103,L9 33V. 33V C15 NC/10uF 33V C17 D2 NC/UDZ33B-33V JK_P JP V V L 0u/N F FUSE() FUSE E 0uF/V E. V L 0u/N V 00nF 00nF V, R 00K 00nF U MP IN EN SS OMP 0nF S SW F 0.nF R K SW L u R.K_% R 0K_% V E 0uF/V V,,, ST-V V 00nF.uF 00P SS W ST-V E 0uF/V E 00nF TO U

More information

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP. . NV.V 00PF 00PF 00PF 0.UF 0.UF 0.UF 0.UF 0UF 0UF 0 0.UF 0.UF.V TO- -pin package Semtech Z, Unisem US0 00 NV O- RG-PWR-IN.V@ /- 0mV 0UF 00PF 00PF 0 00PF 0UF 00PF 0UF 0 0.UF 0 00PF 0.UF 0 O0 U POWR SNS

More information

Beyonce UMA Schematics Document. ufcpga Mobile Merom Intel Crestline-GM + ICH8M REV : -2 (DELL:A00)

Beyonce UMA Schematics Document. ufcpga Mobile Merom Intel Crestline-GM + ICH8M REV : -2 (DELL:A00) eyonce UM chematics ocument ufp Mobile Merom Intel restline-m + IHM 00-0- REV : - (ELL:00) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM ize ocument Number

More information

MS-6507E ERP BOM E-01S E E-02S E E-XXX. Function Description. Version /19/2002 Update

MS-6507E ERP BOM E-01S E E-02S E E-XXX. Function Description. Version /19/2002 Update M-E Version. // Update NTEL (R) rookdale-e hipset Willamette/Northwood pin mp- Processor chematics PU: Willamette/Northwood mp- Processor ystem rookdale-e hipset: NTEL MH (North ridge) NTEL H (outh ridge)

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

l f t n nd bj t nd x f r t l n nd rr n n th b nd p phl t f l br r. D, lv l, 8. h r t,., 8 6. http://hdl.handle.net/2027/miun.aey7382.0001.001 P bl D n http://www.hathitrust.org/access_use#pd Th r n th

More information

Model Name: 8I945GMF. Revision 1.0

Model Name: 8I945GMF. Revision 1.0 Model Name: IGMF SHEET TITLE Revision.0 SHEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER SHEET LOK IGRM OM & P MOIFY HISTORY P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI GMH-LKEPORT_INT

More information

n r t d n :4 T P bl D n, l d t z d th tr t. r pd l

n r t d n :4 T P bl D n, l d t z d   th tr t. r pd l n r t d n 20 20 :4 T P bl D n, l d t z d http:.h th tr t. r pd l 2 0 x pt n f t v t, f f d, b th n nd th P r n h h, th r h v n t b n p d f r nt r. Th t v v d pr n, h v r, p n th pl v t r, d b p t r b R

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D?

1K21 LED GR N +33V 604R VR? 1K0 -33V -33V 0R0 MUTE SWTH? JA? T1 T2 RL? +33V 100R A17 CB? 1N N RB? 2K0 QBI? OU T JE182 4K75 RB? 1N914 D? L P.O. O X 0, N L R. PROROUH, ONRIO N KJ Y PHO N (0) FX (0) 0 WWW.RYSON. ate : Size : 000 File : OVRLL SHMI.Schoc Sheet : 0 of 0 Rev : rawn : 0.0 0K K 0K K 0K0 0K0 0K0 0K0 0K0 00K R K0 R K 0R??? 00N M?

More information

22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r n. H v v d n f

22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r n. H v v d n f n r t d n 20 2 : 6 T P bl D n, l d t z d http:.h th tr t. r pd l 22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r

More information

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL UIO-OUT& U&.SH Sirius-Tx- +V-SY Sirius-Rx- -S -SL - S MU MU.SH M&M M&M.SH M ST M-SMETER E-PLL +V- +V- T-IN T-IN T-LK +V-STY +V-STY T-OUT ate: -Sep-00 Sheet of ile: :\aa\t. rawn y: RS-Tx RS-Rx R- STYUS

More information

+3.3V PRE_EMPH_0 DIST_GAIN_1 -JTAG_EMU JTAG_TMS -JTAG_TRST JTAG_TCLK JTAG_TDO PA_MUTE JTAG_TDI TCK TRST EMU VDDEXT1 TMS ADSP21375 GND31 GND7 GND32

+3.3V PRE_EMPH_0 DIST_GAIN_1 -JTAG_EMU JTAG_TMS -JTAG_TRST JTAG_TCLK JTAG_TDO PA_MUTE JTAG_TDI TCK TRST EMU VDDEXT1 TMS ADSP21375 GND31 GND7 GND32 REV Eng ate: Revision escription C E F ECN# JT_TI JT_TO JT_TRT JT_TCLK JT_TM JT_EMU P_MUTE PRE_EMPH_0 IT_IN_.V 0 9 9 0 9 9 0 9 90 0.V C 0 9 0 0 0 9 9 0 9 REET 0 C C C0 C C9 HEET INEX ECRIPTION URT_TX R.V

More information

,. *â â > V>V. â ND * 828.

,. *â â > V>V. â ND * 828. BL D,. *â â > V>V Z V L. XX. J N R â J N, 828. LL BL D, D NB R H â ND T. D LL, TR ND, L ND N. * 828. n r t d n 20 2 2 0 : 0 T http: hdl.h ndl.n t 202 dp. 0 02802 68 Th N : l nd r.. N > R, L X. Fn r f,

More information

Page 0 0 0 0 0 0 0 0 09 0 9 0 9 0 9 0 chematics Page Index ( / Revision / hange ate) of chematics Page chematics Page Index lock iagram R (MI,PE,FI) R (LK,MI,JT) R (R) R (POWER) R (RPHI POWER) R (N) R

More information

Yonah/RC410MD/IXP450 BLOCK DIAGRAM

Yonah/RC410MD/IXP450 BLOCK DIAGRAM YonahR0MIXP0 LOK IRM, Yonah M ufp LOK EN. I Thermal ensor (MX) LV & INV. on 0 HOT U TL.0V,00MHZ IN Jack, FN on RT on R0M,,, -link UL R O-IMM, POWER ON KTs, U X U.0 IE U 0 PI_U RU RIOH R 0 RU LOT V, V VPP,

More information

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- SPST SW L 0uH.uF TP HEER NO STUFF TP 0 HEER NO STUFF TP TP pf Y.uF.uF 0 HEER NO STUFF 0 HEER NO STUFF MHz, 0ppm pf.uf (OUT) (IN) R 0K /W % 0uF OUT OUT OUT OUT KLT L 0 L_MISO L_MOSI L_SK S_S- L_S- L_- L_

More information

Pamirs UMA Block Diagram

Pamirs UMA Block Diagram RJ ONN /IO/MM M/M Pro/x LK N ILPRKLFT-P RII / lot 0 RII / Ricoh R ardreader 0/00 NI Marvell 0 lot, Pamirs UM lock iagram RII hannel R II hannel PI LI Intel PU Meron M/M V F: or 00 MHz,, Host U /MHz restline-m/ml

More information

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL

EUCLID SPB. Model Name: 8I945GME. Revision 1.0 REAR AUDIO JACK DISCRETE POWER VCORE PWM_ISL6556 ATX, OTHERS POWER RTL8110S/RTL8100C FRONT PANEL SHEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: IGME TITLE Revision.0 SHEET TITLE OVER SHEET LOK IGRM OM & P MOIFY HISTORY 0 P_LG_ P_LG_ P_LG_ P_LG_,E,F,G GMH-LKEPORT_HOST GMH-LKEPORT_RII GMH-LKEPORT_PI E, MI

More information

MS(6788) Version 10A. CPU: Intel Northwood. System Chipset: Intel Breeds Hill - GMCH (North Bridge) Intel ICH5 (South Bridge)

MS(6788) Version 10A. CPU: Intel Northwood. System Chipset: Intel Breeds Hill - GMCH (North Bridge) Intel ICH5 (South Bridge) over heet lock iagram PO ntel mp PU - ignals ntel mp PU - Power ntel reeds Hill - Host ignals M() ntel (R) reeds Hill (MH) H hipset ntel Northwood mp Processor PU: ntel Northwood Version ntel reeds Hill

More information

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested

More information

Preface. Notebook Computer P775DM2 (-G) Service Manual. Preface

Preface. Notebook Computer P775DM2 (-G) Service Manual. Preface PM (-) Preface Notebook omputer PM (-) ervice Manual Preface I Preface Notice The company reserves the right to revise this publication or to change its contents without notice. Information contained

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

[AKD5384] AK5384 Evaluation Board Rev.A

[AKD5384] AK5384 Evaluation Board Rev.A HI KI [K8] K8 K8 valuation oar Rev. GNRL RIPTION K8 is an evaluation boar for the igital auio bit 9k ch / converter, K8. The K8 inclues the input circuit an also has a igital interface transmitter. urther,

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA

SYMETRIX INC th Avenue West Lynnwood, WA USA ENE MI J XLR-FEMLE NOTE: ENE MI R K00 R K00 J (h ) isables phantom power for all mics. Remove R and/or R to disable phantom power for ense Mic and/or only. J XLR-FEMLE NP NP 0 NP R K00 R K00 NP R 0 NP

More information

U35JC SCHEMATIC Revision 1.0

U35JC SCHEMATIC Revision 1.0 YTEM PE REF. PE ontent lock iagram ystem etting PU()_MI,PE,FI,LK,MI PU()_R PU()_F,RV, PU()_PWR PU()_XP R O-IMM_0 R O-IMM_ R _Q VOLTE 0 PH_IEX()T,IH,RT,LP PH_IEX()_PIE,LK,M,PE PH_IEX()_FI,MI,Y PWR PH_IEX()_P,LV,RT

More information

Model Name: 965P-S3. Revision 3.3

Model Name: 965P-S3. Revision 3.3 Model Name: P- HEET TITE Revision. HEET TITE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET OM & P MOIFY HITORY OK IRM POWER MP P P P P MH-ROWTER_HOT MH-ROWTER_RII MH-ROWTER_PI E, MI MH-ROWTER_T V MH-ROWTER_ MH-ROWTER_PWR

More information

Model Name: 965P-S3. Revision 3.3

Model Name: 965P-S3. Revision 3.3 HEET 0 0 0 0 0 0 0 0 0 0 0 Model Name: P- TITE Revision. HEET TITE OVER HEET OM & P MOIFY HITORY OK IRM POWER MP 0 ZI UIO JK VORE PWM I IRETE POWER P P P P MH-ROWTER_HOT MH-ROWTER_RII MH-ROWTER_PI E, MI

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE: R 0K0 RST U S_ PF/0V PF/0V 0FS FS T T 0SLK N SOT N SOT Y mhz U LS0 debug port 0 do not stuff R WR S PS X/Y IN/IN IR 0IR MO J R M R 0K0 R0 K00 R 0K0 dsck dr dsi dso / G 0 U LS0 R 0K0 SI_RX SI_TX SI_LK TFS

More information