Beyonce UMA Schematics Document. ufcpga Mobile Merom Intel Crestline-GM + ICH8M REV : -2 (DELL:A00)

Size: px
Start display at page:

Download "Beyonce UMA Schematics Document. ufcpga Mobile Merom Intel Crestline-GM + ICH8M REV : -2 (DELL:A00)"

Transcription

1 eyonce UM chematics ocument ufp Mobile Merom Intel restline-m + IHM REV : - (ELL:00) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM ize ocument Number Rev OVER PE - ate: Friday, February, 00 heet of

2 Thermal ensor EM00 RT L HMI LINE OUT / HP MI IN igital MI LINE OUT / HP Remove in INT. PKR * Mus HMI L PIF igital MI amera Remove in ZLI lock enerator YLFX T H O ay Headphone MP. MX0 zalia OE T 0 Headphone MP. MX IL L Module R T LV VO PT IE ZLI IO PI FLH Mb K Int. K Touch M EE0 Pad Intel Mobile PU Merom M F:/ 00 Mhz HOT U,,0,,,, U.0/. ports (0) PI Express ports () High efinition udio T / 00 T () LP I/F PI PI. PI 0,,,, PI F /00MHz restline-m TL+ PU I/F R Memory I/F EXTERNL RHPI MI x Intel IH-M Enhanced PI/PI RIE LP E M ME0 P/ eyonce UM lock iagram RII /MHz RII /MHz -LINK0 PI U PI Express () U.0 () IO Expander M EE0 IR Project code:.0.00 P P/N :0 REVIION :- 00-PIN R OIMM UNUFFERE R OIMM ocket UNUFFERE R OIMM ocket Power witch Touch Pad Module PIE# U# U# U#0 U# PIE# U# PIE# PIE# U# iometric U# Ricoh R in card reader Express ard lot mm uletooth. U* left side Mini-ard 0.a/g/n LN M0 0/00 NI amera U* Right side Mini-ard WWN Remove in in ONN in ONN RJ ONN ize ocument Number Rev Remove in IM ONN ystem / TP0 INPUT +PWR_R ystem / TP +PWR_R R / TP +PWR_R LO TP00 +.V_U LO KTRT +PWR_R attery harger MX INPUT +PWR_R PU / IL0 INPUT +PWR_R ate: Friday, March 0, 00 heet of OUTPUT +V_LW +V_U +.V_U +.V_RT_LO +.0V_P +.V_RUN +.V_U +0.V_R_VTT V_R_MH_REF +.V_RUN OUTPUT +VHR OUTPUT +_ORE P LYER L:TOP L:N L:ignal L:ignal L: L:ignal L:N L:OT,0 Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM LOK IRM -

3 IH Mus lock iagram K Mus lock iagram +.V_LW +.V_RUN +.V_U +.V_RUN IH-M MLK MT IH_MLK IH_MT RNKJ--P IH_MLK IH_MT IH_MLK IH_MT N00W-F-P Express ard M_LK M_T N00W-F-P +.V_RUN +.V_WLN RNKJ--P MEM_LK M_LK MEM_T M_T L (Reverse Type) MEM_LK L (Reverse Type) MEM_T Mus ddress : WWN Minicard +.V_U RNKJ--P WLN MEM_LK MEM_T IMM Mus ddress : 0 IMM Minicard M_LK M_T KO/PIO/H_T K_MT KO/PIO0/H_LK K_MLK _T _LK IO ME0 PIO/_T OK_MT OK_MLK PT_MT PIO/_LKPT_MLK +V_LW +.V_LW RNKJ--P +.V_LW RNKJ--P RNKJ--P N00W-F-P N00W-F-P 00RF-L-P-U 00RF-L-P-U +.V_RUN +V_RUN +V_RUN RNKJ--P LK_T LK_LK RNKJ--P OK_MT_ OK_MLK_ PT_MLK PT_MT LK_M T_M L LK EN. T LK Mus address: T LK apacity utton oard harger Mus address: Mus address: attery onn. Mus address: RNKJ--P PIO0/E_LK THRM_MLK PIO/E_T THRM_MT +.V_LW MLK MT Thermal Mus address:e RNKJ--P _LK/PIO _T/PIO L_MLK L_MT +.V_RUN Mus address: INVERTER LV RNKJ--P +V_RUN L_LK L_T L_LK L_T +.V_RUN restline-m HMI_T VO_TRL_LK VO_TRL_T HMI_LK RNKJ--P Mus address: L il L RNKJ-P L HMI ONN Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM ize ocument Number Rev Mus lock iagram - Friday, February, 00 ate: heet of

4 LOK EN Y M_/L_00M ELETION TLE YTE IO_VOUT[,,0] YTE 0 it it 0 pread pectrum [:0] 0-0.%(efault) 0 -.0% 0 -.% -.0% PIN FTEL 0 UM PIN OTT PIN OT PIN L00/T PIN L00/ EL F EL F EL0 F PIE LN REVERL.Rising Edge of PWROK. No Reboot. Rising Edge of PWROK. XOR hain Entrance. Rising Edge of PWROK. I. M_Nonpread M_pread RT_0 R_0 PU F 0 00M X 0 0 M X 0 M M M 00M INTEL IH-M TRP PIN ignal H_OUT H_YN NT# PIO0 NT# NT0# PI_# INTVRMEN LN00_LP TLE# PKR TP PIO/ H_OK_EN# Usage/When ampled XOR hain Entrance/ PIE Port onfig bit, Rising Edge of PWROK PIE Port onfig bit0, Rising Edge of PWROK. PIE Port onfig bit0, Rising Edge of PWROK. Reserved Top-lock wap Override. Rising Edge of PWROK. oot IO estination election. Rising Edge of PWROK. Integrated Vccus_0 Vccus_ and VccL_ VRM Enable/isable.lways sampled. Integrated VccLN_0 VccL_0 VRM enable /isable. lways sampled. Flash escriptor ecurity Override trap Rising Edge of PWROK. it it it0 IO_VOUT[,,0] IO_VOUT IO_VOUT IO_VOUT V V V 0 0.V V 0 0.V(efault) 0 0.V.0V omment llows entrance to XOR hain testing when TP pulled low at rising edge of PWROK.When TP not pulled low at rising edge of PWROK,sets bit of RP.P(onfig Registers:offset h) ets bit0 of RP.P(onfig Registers:Offset h) ets bit of RP.P(onfig Registers:Offset h) Weak Internal PULL-OWN.NOTE:This signal should not be pull HIH. ampled low:top-lock wap mode(inverts for all cycles targeting FWH IO space). Note: oftware will not be able to clear the Top-wap bit until the system is rebooted without NT# being pulled down. ontrollable via oot IO estination bit (onfig Registers:Offset 0h:bit :0). NT0# is M, 0-PI, 0-PI, -LP. Enables integrated Vccus_0,Vccus_ and VccL_ VRM when sampled high Enables integrated VccLN_0,VccL_0 VRM when sampled high This signal has weak internal pull-up. set bit of MP.LR(evice:Function0:Offset ) If sampled high, the system is strapped to the "No Reboot" mode(ihm will disable the TO Timer system reboot feature). The status is readable via the NO REOOT bit.(offset:0h:bit) This signal should not be pull low unless using XOR hain testing. Internal Pull-Up.If sampled low,the Flash escriptor ecurity will be overidden.if high,the ecurity measures defined in the Flash escriptor will be in effect. This should only be used in manufacturing environments XOR hain Entrance trap IH_RVtp Z_OUT_IH escription RV Enter XOR hain 0 Normal Operation(default) et PIE port cofig bit swap override strap PI_NT# low = swap override enable high = default OOT IO trap PI_NT#0 PI_# OOT IO Location 0 PI 0 PI LP(efault) integrated Vccus_0,Vccus_,VccL_ M_INTVRMEN High=Enable Low=isable integrated VccLan_0VccL_0 LN00_LP High=Enable Low=isable EFULE HIH No Reboot trap PKR LOW = efaule High=No Reboot.K PULL HIH INTEL RETLINE TRP PIN * is efault setting F trap Low High F MI X MI X F Moby ick alistoga F T/Transportable PU Mobile PU F Reserved Lane Normal Operation F 0 Reserved Mobility F alistoga Reserved * F F ynamic OT isabled Enabled F elect.0v.v * F MI Lane Reserved Normal Operation Reserved Lane * F 0 Only PIE or VO PIE and VO PIE/VO elect is operation are operation simu * No VO evice VO evice present VO_TRLT present * F[:] LL Reserved LH XOR Mode Enabled HL ll Z Mode Enabled HH Normal Operation * * * PIE Routing LNE LNE LNE LNE LNE LNE Miniard WWN Miniard WLN No use Express ard No use 0/00 LOM PI ROUTIN / Mediaard IEL INT U TLE Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM Table of ontent - ize ocument Number Rev REQ NT IH U0 U U U U U U U U U INTEL IH-M INTERTE PULL-UP and PULL-OWN INL H_IT_LK H_RT# H_IN[:0] H_OUT H_YN NT[:0] PIO[0] L[:0]#/FHW[:0]# LN_RX[:0] LRQ[0] LRQ[]/PIO PME# PWRTN# TLE# PI_# PI_LK PI_MOI PI_MIO TH_[:0] PKR TP[] U[:0][P,N] L_RT# Resistor Type/Value PULL-OWN 0K NONE PULL-OWN 0K PULL-OWN 0K PULL-OWN 0K PULL-UP 0K PULL-OWN 0K PULL-UP 0K PULL-UP 0K PULL-UP 0K PULL-UP 0K PULL-UP 0K PULL-UP 0K PULL-UP 0K PULL-UP 0K PULL-UP 0K PULL-UP 0K PULL-UP 0K PULL-UP 0K PULL-OWN 0K PULL-UP 0K PULL-OWN K T U U iometric amera Express ard T MINI ard WWN ate: Friday, February, 00 heet of

5 PU ITP onn. TK(PIN ) TK(PIN ) FO(PIN ) +.V_RUN +.0V_P 00 ITP_TI ITP_TM ITP_TRT# ITP_TK ITP_TO LK_PU_ITP# LK_PU_ITP, H_REET# ITP_PM# ITP_PM# ITP_PM# ITP_PM# ITP_PM# ITP_PM#0,, ITP_REET# ITP_TI ITP_TM ITP_TRT# ITP_TO LK_PU_ITP# LK_PU_ITP ITP_PM# ITP_PM# ITP_PM# ITP_PM# ITP_PM# ITP_PM#0 R 0RJ--P R0 0RF--P R RF-L-P ITP_TK R RF-L-P ITP_REET# R RF--P ITP_REET# R RF-L-P R RF--P +.0V_P R RF-L-P R 0RF--P 0 0 ITP 0 H_PURT# use pull-up Resistor close ITP connector 00 mil ( max ) +.0VRUN use ecoupling apacitor close ITP connector 00 mil ( max ) ITP ebug onn. Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM ize ocument Number Rev ITP ebug - ate: Wednesday, February, 00 heet of

6 T_LKREQ# MINILK_REQ# MINILK_REQ# +.V_RUN +.V_RUN R R Enable TMP :0 LKREQ PULL HIH RN 0 H_TP_PU# H_TP_PU# 0 LK_PLLREQ# Enable ITP 0 P0-P 0KRJ--P PI_IH R_LK_REQ# LK_PLLREQ# LOM_LKREQ# 0KRJ--P PI_PR H_TP_PI# :0 RN0KJ-L-P P0VJN--P P0-P :0 H_TP_PI# P0-P :0 +.V_RUN R0 LK_PU_LK# LK_PU_LK LK_MH_LK# LK_MH_LK :00 delete :00 delete :0 LK_IH_M LK_PI_IH LK_PI_PR LK_PI_0 0 P0VJN-P L +.V_RUN +K_V_MIN LMP00N-P -:00 0UVZY-P 0ohm 00MHz 000m 0.0ohm UVKX-P LK_PU_LK# LK_PU_LK RN LK_MH_LK# LK_MH_LK T_LKREQ# LK_IH_M LK_PI_IH LK_PI_PR LK_PI_0 LK_IH_M +K_V_ RN RF-L-P LOM_LKREQ# R_LK_REQ# MINILK_REQ# MINILK_REQ# For wireless performance lose to LK EN R R 0 0U0VKX-P PU_LK# PU_LK RNJ--P-U MH_LK# MH_LK RNJ--P-U T_LKREQ# MH_PLL_REQ# LOM_LKREQ# R_LK_REQ# MINILK_REQ# MINILK_REQ# PU_MH_EL RJ--P F RJ--P PI_IH :0 R0 RJ--P R0 RJ--P :0 Place near 0 PI_TPM +K_V_REF R RF-P +K_V_ R RJ--P LK_XTL_IN X LK_XOUT LK_XTL_OUT R 0RJ--P X-M-P :0 P0VJN-P P0VJN--P U0VKX-P PU0 PUT0 0 PU PUT U0 PU_TP# LKREQ# LKREQ# LKREQ# LKREQ# LKREQ# LKREQ# LKREQ# LKREQ# LKREQ# F/TET_MOE M/F PIF0/ITP_EL PI_TP# PI/FTEL PI_PR PI PI_IO PI PI/TME U0VKX-P XIN XOUT 0 R0 +K_V_ 0 V V_ V_R V_R V_R REF0/F_TET_EL REF RJ--P 0 LKREF F V_PI V_PI V_REF V_PU _REF _PU V_R _R _R -:00 R VTT_PWR#/P _PI _PI 0UVZY-P :0 LK_PWR PMOE R0 R00 LK_T LK_LK LK_OTT LK_OT +K_V_MIN LK_PWR +.V_RUN OT_ OT_# PIE_T PIE_T# MH_PLL MH_PLL# PIE_LOM PIE_LOM# PIE_EXPR PIE_EXPR# PIE_IH PIE_IH# PIE_MINI PIE_MINI# PIE_MINI PIE_MINI# PU_ITP PU_ITP# older Thermal Pad to N add min vias I:.0.0 ILPRKLFT :0 _PU _ N U0VKX-P U0VKX-P T LK RT_0/L00MT R_0/L00M RT_ 0 R_ RT_ R_ RT_ R_ RT_ R_ RT_ 0 R_ RT_ R_ RT_ R_ RT_ 0 R_ RT_ R_ PUT_ITP/RT_0 PU_ITP/R_0 OTT/M_N OT/M_ YLFXT-P RJ--P U0VKX-P LK_IH_M U0VKX-P 0 L +.V_RUN 0ohm 00MHz 000m 0.0ohm LMP00N-P 0 U0VKX-P UVKX-P Pull low to ecide VTT_PWRO Low active LK_T LK_LK RN RN0 RN RN RN RN RN RN0 00 RN RN0 RN RNKJ--P +K_V_REF +K_V_ REF_LK REF_LK# RNJ--P-U LK_PIE_T LK_PIE_T# RNJ--P-U LK_MH_PLL LK_MH_PLL# RNJ--P-U LK_PIE_LOM LK_PIE_LOM# RNJ--P-U LK_PIE_EXPR LK_PIE_EXPR# RNJ--P-U LK_PIE_IH LK_PIE_IH# RNJ--P-U LK_PIE_MINI LK_PIE_MINI# LK_PIE_MINI LK_PIE_MINI# RNJ--P-U LK_PU_ITP LK_PU_ITP# MH_REFLK MH_REFLK# RNJ--P-U +.V_RUN 0U0VKX-P 0U0VKX-P REF_LK 0 REF_LK# 0 LK_PIE_T 0 LK_PIE_T# 0 LK_MH_PLL 0 LK_MH_PLL# 0 LK_PIE_LOM LK_PIE_LOM# LK_PIE_EXPR LK_PIE_EXPR# LK_PIE_IH LK_PIE_IH# LK_PIE_MINI LK_PIE_MINI# LK_PIE_MINI LK_PIE_MINI# LK_PU_ITP LK_PU_ITP# MH_REFLK 0 MH_REFLK# 0 F F R R0 EL F EL F KRJ--P PU_MH_EL0 PU_MH_EL KRJ--P PU_MH_EL EL0 F PU PU_MH_EL0,0 PU_MH_EL,0 PU_MH_EL,0 F 0 00M X 0 0 M X 0 M M M 00M E:0 delete +.V_RUN R0 PI_TPM R0 0KRJ--P PIN FTEL 0 UM PIN PIN OTT OT PIN L00/T PIN L00/ I. M_Nonpread M_pread RT_0 R_0 PIN PMOE 0 Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM LK_EN Y - ize ocument Number Rev PIN IRIPTION VTT_PWR#/P KPWR/P#(EFULT) ate: Wednesday, February, 00 heet of

7 H_#[..] TP0 U OF H_# J H_# +.0V_P H_# # # H H_# L H_NR# H_# # NR# E H_NR# L H_PRI# H_# # PRI# H_PRI# K H_# # M H_EFER# R H_# # EFER# H H_EFER# N H_R# RJ--P H_# # R# F H_R# J H_Y# H_#0 # Y# E H_Y# N H_# 0# P H_R0# H_# # R0# F H_R0# P H_# # L H_IERR# H_# # IERR# 0 P H_INIT# H_# # INIT# H_INIT# 0 P H_# # R H_LOK# H_T#0 # LOK# H H_LOK# H_REET# H_T#0 M T0# REET# H_REET#, H_REQ#[0..] H_R#[0..] H_REQ#0 K H_R#0 H_REQ# REQ0# R0# F H H_R# H_REQ# REQ# R# F K H_R# H_REQ# REQ# R# J H_TR# H_TR# H_REQ# REQ# TR# L REQ# H_HIT# H_HIT# H_# HIT# Y H_HITM# H_HITM# H_# # HITM# E U H_# # R ITP_PM#0 ITP_PM#0 H_#0 # PM0# W ITP_PM# H_# 0# PM# ITP_PM# U ITP_PM# ITP_PM# H_# # PM# Y ITP_PM# ITP_PM# H_# # PM# U ITP_PM# ITP_PM# H_# # PR# R ITP_PM# ITP_PM# H_# # PREQ# T ITP_TK ITP_TK H_TN#0 H_# # TK T ITP_TI ITP_TI H_TP#0 H_# # TI W ITP_TO H_# # TO ITP_TM ITP_TO H_IV#0 W ITP_TM H_# # TM Y ITP_TRT# ITP_TRT# H_#0 # TRT# U ITP_REET# H_# 0# R# 0 ITP_REET#,, V H_# # W H_THRM H_# # H_# # THERML H_# # E_PU_PROHOT# E_PU_PROHOT# H_T# # PROHOT# H_THRM H_T# V T# THRM H_THRM H_0M# THRM 0 H_0M# H_FERR# 0M# H_THERMTRIP# H_THRM 0 H_FERR# H_INNE# FERR# THERMTRIP# H_THERMTRIP# 0 H_INNE# INNE# +.0V_P +.0V_P H_TPLK# R RJ--P 0 H_TPLK# H_INTR# TPLK# LK_PU_LK 0 H_INTR# LK_PU_LK H_NMI# LINT0 HLK LK0 LK_PU_LK# 0 H_NMI# LK_PU_LK# H_MI# LINT LK R 0 H_MI# MI# KRF--P H_TN# TP PU_RV0 M H_TP# TP PU_RV0 RV#M N H_IV# TP PU_RV0 RV#N T TP PU_RV0 RV#T V V_PU_TLREF TP PU_RV0 RV#V TP TP PU_RV0 RV# TP TP PU_RV0 RV# layout note:zo = R TP PU_RV0 RV# KRF--P TP TP PU_RV0 RV# ohm, 0." MX for TP PU_RV0 RV# F TLREF TP RV#F KEY_N REERVE KT-PUP-P.00.0 R ROUP 0 XP/ITP INL ONTROL R ROUP IH,0 PU_MH_EL0,0 PU_MH_EL,0 PU_MH_EL U OF H_#0 E H_# 0# F H_# # E H_# # H_# # F H_# # H_# # E H_# # E H_# # K H_# # H_#0 # J H_# 0# J H_# # H H_# # F H_# # K H_# # H H_TN#0 # J H_TP#0 TN0# H H_IV#0 TP0# H INV0# H_# N H_# # K H_# # P H_# # R H_#0 # L H_# 0# M H_# # L H_# # M H_# # P H_# # P H_# # P H_# # T H_# # R H_# # L H_#0 # T H_# 0# N H_TN# # L H_TP# TN# M H_IV# TP# N INV# TET TLREF TET TET TET TET TET TET F TET TET F TET TET TET PU_MH_EL0 PU_MH_EL EL0 PU_MH_EL EL EL H_#[0..] # Y # # V # V # V # T # U # U 0# Y # W # Y # W # W # # # TN# Y TP# INV# U # E # 0# # # # # 0 # E # F # # E # 0# # # F # TN# E TP# F INV# 0 OMP0 R MI OMP U OMP OMP Y PRTP# E PLP# PWR# PWROO LP# PI# E T RP0 T RP T RP T RP H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_TN# H_TP# H_IV# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_TN# H_TP# H_IV# OMP0 OMP OMP OMP H_PRTP# H_PLP# H_PWR# H_PWROO H_PULP# H_PI# H_PRTP# 0,0, H_PLP# 0 H_PWR# H_PULP# H_PI# H_TN# H_TP# H_IV# H_TN# H_TP# +.0V_P H_IV# R0 RF-L-P R RF-L-P R RF-L-P R0 RF-L-P H_PWROO 0 R Use old ymbol replace New P/N original value:kt-pup-p TP TP KT-PUP-P V_P R R R R H_PLP# H_PRTP# H_FERR# RJ--P E_PU_PROHOT# RJ--P TET and TET For the purpose of testability, route thes signals through a ground referenced Zo=ohm trace that ends in a via that is near a N via and is accessible through an oscilloscope connection. Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM ize ocument Number Rev PU-F(/) - ate: Wednesday, February, 00 heet of

8 U OF F E E E E E E E E E F F F F F F F F F H H H H J J J J K K K K L L L L M M M M N N N N P KT-PUP-P.00.0 P P P R R R R T T T T U U U U V V V V W W W W Y Y Y Y E E E E E E E E E F F F F F F F F -:0 0UVKX-P 0 0UVKX-P 0UVKX-P -:0 0UVKX-P 0UVKX-P 0 0UVKX-P -:0 0UVKX-P 0UVKX-P 0UVKX-P 00 0UVKX-P 0UVKX-P 0UVKX-P 0 0UVKX-P :0 :0 0 0UVKX-P 0UVKX-P 0 0 0UVKX-P 0UVKX-P 0uF 00 XR -> degree, Or better such s X and XR -:0 0UVKX-P 0UVKX-P 0UVKX-P 00 0UVKX-P 0 :0 0UVKX-P 0UVKX-P 0UVKX-P 0 +_ORE U OF E E E0 E E E E E E0 F F F0 F F F F F F P P P P P P P P P P P P P P P P VI0 VI VI VI VI VI VI ENE ENE KT-PUP-P E E0 E E E E E E0 F F0 F F F F F F0 V J K M J K M N N R R T T V W F E F E F E F E +_ORE VI0 VI VI VI VI VI VI ENE ENE U0VKX-P VI[0..] U0VKX-P VI[0..] ENE R ENE +.0V_P Layout note: Place R and R within " of PU. Routing _ENE and _ENE at. ohms with 0 mils spacing. U0VKX-P R0 U0VKX-P U0VKX-P 0UVKX-P 00RF-L-P-U 00RF-L-P-U +.V_RUN +_ORE U0VKX-P 0 T -:00 0UVZY-P 0 Layout note: place near PIN Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM ize ocument Number Rev 0.PU-POWER (/) - ate: Wednesday, February, 00 heet of

9 H_REF ecoupling restline close restline 00 mil +.0V_P R KRF--P R KRF--P H_#[0..], H_REET# H_PULP# H_REF U0VKX-P H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_WIN H_ROMP H_OMP H_OMP# H_REET# H_PULP# U OF 0 E H_#0 H_# H_# M H_# H H_# H H_# H_# F H_# N H_# H H_# M0 H_#0 N H_# N H_# H H_# P H_# K H_# M H_# W0 H_# Y H_# V H_# M H_#0 J H_# N H_# N H_# W H_# W H_# N H_# Y H_# Y H_# P H_# W H_#0 N H_# H_# E H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# Y H_# H_# E H_# H_# H_# J H_# H H_# J H_#0 E H_# E H_# H H_# J H_# H H_# J H_# E H_# J H_# J H_# E H_#0 J H_# H H_# H H_# H_WIN H_ROMP W H_OMP W H_OMP# H_PURT# E H_PULP# H_VREF H_VREF hange to.ret.m0 HOT.RET.00U RETLINE-P-U-NF H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_T#0 H_T# H_NR# H_PRI# H_REQ# H_EFER# H_Y# HPLL_LK HPLL_LK# H_PWR# H_R# H_HIT# H_HITM# H_LOK# H_TR# H_INV#0 H_INV# H_INV# H_INV# H_TN#0 H_TN# H_TN# H_TN# H_TP#0 H_TP# H_TP# H_TP# H_REQ#0 H_REQ# H_REQ# H_REQ# H_REQ# H_R#0 H_R# H_R# J M F L K L J K P R H0 L M N J E E N H 0 E F 0 M M H K E 0 K L E H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_# H_# H_# H_#0 H_# H_# H_# H_# H_# H_# H_T#0 H_T# H_NR# H_PRI# H_R0# H_EFER# H_Y# LK_MH_LK LK_MH_LK# H_PWR# H_R# H_HIT# H_HITM# H_LOK# H_TR# H_IV#0 H_IV# H_IV# H_IV# M H_TN#0 K H_TN# H_TN# H H_TN# L H_TP#0 K H_TP# H_TP# J0 H_TP# M H_REQ#0 E H_REQ# H_REQ# H H_REQ# H_REQ# E H_R#0 H_R# H_R# H_#[..] H_# H_T#0 H_T# H_NR# H_PRI# H_R0# H_EFER# H_Y# LK_MH_LK LK_MH_LK# H_PWR# H_R# H_HIT# H_HITM# H_LOK# H_TR# H_IV#0 H_IV# H_IV# H_IV# H_TN#0 H_TN# H_TN# H_TN# H_TP#0 H_TP# H_TP# H_TP# H_REQ#[0..] H_R#[0..] H_WIN routing Trace width and pacing use 0 / 0 mil H_WIN Resistors and apacitors close aliistoga 00 mil ( MX ) From chematic esign hecklit v.0 % pull high 00 % pull low +.0V_P +.0V_P H_WIN H_OMP and H_OMP# Resistors and apacitors close aliistoga 00 mil ( MX ) Zo=ohms R R0 H_ROMP routing Trace width and pacing use 0 / 0 mil R U0VKX-P H_OMP RF-L-P H_OMP# RF-L-P H_ROMP RF-L-P +.0V_P R RF--P R 00RF-L-P-U Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM ize ocument Number Rev MH-F LI (/) - ate: Wednesday, February, 00 heet of

10 * is efault setting F trap Low High F MI X MI X F Moby ick alistoga F T/Transportable PU Mobile PU F Reserved Lane Normal Operation F 0 Reserved Mobility F alistoga Reserved * F F ynamic OT isabled Enabled F elect.0v.v * F MI Lane Reserved Normal Operation Reserved Lane * F 0 Only PIE or VO PIE and VO PIE/VO elect is operation are operation simu VO_TRLT No VO evice VO evice present present PM_MUY# _N_PIE_RT# R,0, H_PRTP# PM_EXTT#0 PM_EXTT#, IH_PWR PLTRT#,,,,, PLTRT# R 00RJ--P R THERMTRIP_MH#,, PRLPVR +.0V_P R F[:] LL Reserved LH XOR Mode Enabled HL ll Z Mode Enabled HH Normal Operation * F[..0] F elect LHL F 00 LHH F Other Reserved +.V_RUN * *, PU_MH_EL0, PU_MH_EL, PU_MH_EL Layout Note: Location of all MH_F strap resistors needs to be close to minmize stub. RN PM_EXTT# PM_EXTT#0 RN0KJ--P PM_MUY# H_PRTP# PM_EXTT#0 PM_EXTT# IH_PWR THERMTRIP_MH# PRLPVR_R * * PU_MH_EL0 PU_MH_EL PU_MH_EL RJ--P U OF 0 P RV#P P RV#P R RV#R N RV#N R RV#R R RV#R M RV#M N RV#N J RV#J R RV#R M RV#M L RV#L M RV#M 0 RV#0 H0 RV#H0 RV# J0 RV#J0 K RV#K F RV#F H0 RV#H0 K RV#K J RV#J F RV#F RV# RV# RV# H RV#H W0 RV#W0 K0 RV#K0 RV# RV# RV# RV# RV# RV# RV# P F0 N F N F F F F F N F F J0 F 0 F R F0 L F J F E F E0 F K F M0 F M F L F N F L F0 PM_M_UY# L PM_PRTP# L PM_EXT_T#0 J PM_EXT_T# W PWROK V0 RTIN# N0 THERMTRIP# PRLPVR J N#J K N#K K0 N#K0 L0 N#L0 L N#L L N#L L N#L K N#K J N#J E N#E N# N# 0 N#0 0 N#0 N# K N#K RV F PM N R MUXIN M_K0 M_K M_K M_K M_K#0 M_K# M_K# M_K# M_KE0 M_KE M_KE M_KE M_#0 M_# M_# M_# M_OT0 M_OT M_OT M_OT M_ROMP M_ROMP# M_VREF#R M_VREF#W PLL_REF_LK PLL_REF_LK# PLL_REF_LK PLL_REF_LK# LK M_ROMP_VOH M_ROMP_VOL MI MI ME RPHI VI PE_LK PE_LK# MI_RXN0 MI_RXN MI_RXN MI_RXN MI_RXP0 MI_RXP MI_RXP MI_RXP MI_TXN0 MI_TXN MI_TXN MI_TXN MI_TXP0 MI_TXP MI_TXP MI_TXP FX_VI0 FX_VI FX_VI FX_VI FX_VR_EN L_LK L_T L_PWROK L_RT# L_VREF VO_TRL_LK VO_TRL_T LKREQ# IH_YN# RETLINE-P-U-NF.RET.00U TET TET V V W0 W W E Y 0 K E H J J E L K R W H H K K N J N N M J N N J J M0 M J J M M E E M_LK_R0 M_LK_R M_LK_R M_LK_R M_LK_R#0 M_LK_R# M_LK_R# M_LK_R# R_KE0_IMM R_KE_IMM R_KE_IMM R_KE_IMM R_0_IMM# R IMM# R IMM# R IMM# M_OT0 M_OT M_OT M_OT K M_ROMP_VOH L M_ROMP_VOL M_ROMP M_ROMP# LK_MH_PLL LK_MH_PLL# MI_MRX_ITX_N0 MI_MRX_ITX_N MI_MRX_ITX_N MI_MRX_ITX_N MI_MRX_ITX_P0 MI_MRX_ITX_P MI_MRX_ITX_P MI_MRX_ITX_P MI_MTX_IRX_N0 MI_MTX_IRX_N MI_MTX_IRX_N MI_MTX_IRX_N MI_MTX_IRX_P0 MI_MTX_IRX_P MI_MTX_IRX_P MI_MTX_IRX_P LK_PLLREQ# MH_IH_YN# TET_MH R TET_MH MH_REFLK MH_REFLK# REF_LK REF_LK# M_LK_R0 M_LK_R M_LK_R M_LK_R M_LK_R#0 M_LK_R# M_LK_R# M_LK_R# R_KE0_IMM R_KE_IMM R_KE_IMM R_KE_IMM R_0_IMM# R IMM# R IMM# R IMM# M_OT0 M_OT M_OT M_OT LOE PIN L K 0RF-P +.V_U 0RF-P V_R_MH_REF MH_REFLK MH_REFLK# REF_LK REF_LK# LK_MH_PLL LK_MH_PLL# MI_MRX_ITX_N0 MI_MRX_ITX_N MI_MRX_ITX_N MI_MRX_ITX_N MI_MRX_ITX_P0 MI_MRX_ITX_P MI_MRX_ITX_P MI_MRX_ITX_P MI_MTX_IRX_N0 MI_MTX_IRX_N MI_MTX_IRX_N MI_MTX_IRX_N MI_MTX_IRX_P0 MI_MTX_IRX_P MI_MTX_IRX_P MI_MTX_IRX_P Layout Note: MH_LVREF ~= 0.0V Width/pacing = / M L_LK0 K0 L_T0 T IH_L_PWROK N IH_L_RT0# M0 MH_LVREF H K 0 R R L_LK0 L_T0 IH_L_PWROK, IH_L_RT0# VO_TRLLK VO_TRLT LK_PLLREQ# MH_IH_YN# R 0KRJ-L-P R U0VKX-P +.V_RUN +.V_RUN R RF-P RN0 :0 UVMX--P UVMX--P R KRF--P VO_TRLLK VO_TRLT ate: Wednesday, February, 00 heet 0 of +.V_U Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM MH-MI/R (/) - ize ocument Number Rev 0 0UVKX-P 0UVKX-P R KRF--P R K0RF--P R KRF--P

11 R [0..] R [0..] R 0 R R R R R R R R R R 0 R R R R R R R R R R 0 R R R R R R R R R R 0 R R R R R R R R R R 0 R R R R R R R R R R 0 R R R R R R R R R R 0 R R R U OF 0 R _Q0 W _Q _Q Y _Q R _Q R _Q T _Q W _Q _Q F _Q _Q0 J _Q _Q 0 _Q H _Q E _Q W _Q E _Q _Q E0 _Q F _Q0 H _Q 0 _Q F0 _Q R0 _Q W0 _Q T _Q W _Q W _Q Y _Q V _Q0 T _Q V _Q T _Q W _Q V _Q U _Q T _Q _Q _Q E0 _Q0 0 _Q _Q Y _Q 0 _Q W _Q _Q _Q _Q Y _Q T _Q0 T _Q Y _Q _Q R _Q R _Q R _Q N _Q M _Q N0 _Q T _Q0 N _Q M _Q N _Q R YTEM MEMORRY _0 _# _M0 _M _M _M _M _M _M _M _Q0 _Q _Q _Q _Q _Q _Q _Q _Q#0 _Q# _Q# _Q# _Q# _Q# _Q# _Q# _M0 _M _M _M _M _M _M _M _M _M _M0 _M _M _M _M _R# _RVEN# _WE# K F L T W W Y N T E H P T H P J 0 K H L K J J L E 0 J J E Y0 R 0 R R R # R M0 R M R M R M R M R M R M R M R Q0 R Q R Q R Q R Q R Q R Q R Q R Q#0 R Q# R Q# R Q# R Q# R Q# R Q# R Q# R M0 R M R M R M R M R M R M R M R M R M R M0 R M R M R M R M R R# M RVEN# R WE# R [0..] R M[0..] R Q[0..] R Q#[0..] R M[0..] R R# TP R WE# R [0..] R [0..] R # R M[0..] R Q[0..] R Q#[0..] R M[0..] R [0..] R 0 R R R R R R R R R R 0 R R R R R R R R R R 0 R R R R R R R R R R 0 R R R R R R R R R R 0 R R R R R R R R R R 0 R R R R R R R R R R 0 R R R UE OF 0 P _Q0 R _Q W0 _Q W _Q N _Q N0 _Q V0 _Q V _Q 0 _Q 0 _Q _Q0 E0 _Q _Q Y _Q F0 _Q F _Q J0 _Q J _Q J _Q L _Q K _Q0 K _Q K _Q K _Q J _Q L _Q J _Q J _Q K _Q J0 _Q L _Q0 K _Q K _Q E _Q K _Q _Q _Q E _Q _Q _Q J0 _Q0 L _Q K _Q L _Q K _Q K0 _Q J _Q J _Q F _Q H _Q _Q0 _Q K _Q E _Q _Q J _Q _Q _Q R _Q T _Q Y _Q0 Y _Q U _Q T _Q R YTEM MEMORY _0 _# _M0 _M _M _M _M _M _M _M _Q0 _Q _Q _Q _Q _Q _Q _Q _Q#0 _Q# _Q# _Q# _Q# _Q# _Q# _Q# _M0 _M _M _M _M _M _M _M _M _M _M0 _M _M _M _M _R# _RVEN# _WE# Y E R0 K L H J F W T0 0 K K J L E V U0 0 L K K K F V R 0 R R R # R M0 R M R M R M R M R M R M R M R Q0 R Q R Q R Q R Q R Q R Q R Q R Q#0 R Q# R Q# R Q# R Q# R Q# R Q# R Q# R M0 R M R M W R M F R M E R M R M R M Y R M R M R M0 E R M R M R M E R M V R R# Y M RVEN# R WE# R [0..] R M[0..] R Q[0..] R Q#[0..] R M[0..] R R# TP R WE# R [0..] R # R M[0..] R Q[0..] R Q#[0..] R M[0..] RETLINE-P-U-NF.RET.00U RETLINE-P-U-NF.RET.00U Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM ize ocument Number Rev MH-R (/) - ate: Wednesday, February, 00 heet of

12 +.0V_P UF OF 0 +.V_RUN +_MH_L R 0RJ--P RV-0--P +.0V_P FOR ORE N NTF +.V_U -:00 0UVMX-P 0 Place on the Edge 00 UVKX-P FOR M Place P where LV and R taps -:00 00 UVKX-P Latout notice Inside MH cavity for _X T T0UVM-P 00 U0VKX-P 00 0UVMX-P 000 U0VKX-P 00 U0VKX-P +.0V_P T T H K J J H H H F R0 ORE U _M U _M U _M V _M W _M W _M Y _M _M _M _M _M _M _M _M _M _M E _M E _M E _M F _M F _M _M _M _M H _M H _M H _M J _M J _M J _M K _M K _M K _M K _M L _M U0 _M R0 _X T _X W _X W _X Y _X 0 _X _X _X _X _X _X _X 0 _X _X _X _X _X _X _X 0 _X _X _X _X F _X F _X _X H0 _X H _X H _X H _X H _X _X J0 _X N _X POWER M FX FX NTF M LF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _X_NTF _M_LF _M_LF _M_LF _M_LF _M_LF _M_LF _M_LF RETLINE-P-U-NF.RET.00U T T T T T T T U U U U U0 U U U V V V V0 V V V Y Y Y Y Y0 Y Y Y Y Y Y F F H H H H J J J K K L L L L0 L L M M M M0 M M P P P P P0 P P P R0 R R R R V V V Y W E W T M_LF M_LF M_LF M_LF M_LF M_LF M_LF T0 T0UVM-P T0 T0UVM-P T0 T0UVM-P Latout notice 0 mils from edge 0 U0VKX-P 0 U0VKX-P U0VKX-P 0 mils from the Edge +.0V_P +.0V_P upply ignal roup Icc-max +.0V_P. +.0V_P _NTF +.0V_P VTT V_P _PE. +.0V_P _RXR_MI V_P _TX.m +.V_U _M. +.V_U _M_K 0. +.V_RUN _HPLL V_RUN _MPLL 0. +.V_RUN _M 0. +.V_RUN _M_NTF +.V_RUN +.V_RUN +.V_RUN +.V_RUN +.V_RUN +.V_RUN +.V_RUN +.V_RUN +.V_RUN +.V_RUN -:00 UVKX-P T T0UVM-P U0VKX-P 0UVMX-P -:00 U0VKX-P _M_K Place on the Edge 0 UVKX-P 0.0 _HPLL 0. _X _X_NTF _PE_PLL /_PE_PLL _XF _MI _TV _PE HV UVMX-P U0VKX-P oupling P oupling P Inside MH cavity (Non-MT) (MHz) (MHz) FOR XM NTF N XM UVKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P _NTF _NTF _NTF _NTF _NTF _NTF _NTF _NTF F _NTF F _NTF H _NTF H _NTF H _NTF H _NTF J _NTF J _NTF K _NTF K _NTF K _NTF K _NTF _NTF J _NTF M _NTF L _NTF L _NTF _NTF _NTF _NTF P _NTF P _NTF R _NTF R _NTF Y _NTF Y _NTF Y _NTF Y _NTF Y _NTF T0 _NTF T _NTF T _NTF U _NTF U _NTF U _NTF U _NTF U _NTF U _NTF V _NTF V _NTF V _NTF V _NTF L _XM_NTF L _XM_NTF L _XM_NTF M _XM_NTF M _XM_NTF M _XM_NTF M _XM_NTF M _XM_NTF M _XM_NTF P _XM_NTF P _XM_NTF P _XM_NTF P _XM_NTF L _XM_NTF L _XM_NTF L _XM_NTF R _XM_NTF R _XM_NTF R _XM_NTF U OF 0 +.0V_P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM MH-POWER (/) - ize ocument Number Rev NTF NTF _NTF T _NTF T _NTF U _NTF U _NTF V _NTF V _NTF _NTF _NTF _NTF _NTF _NTF F _NTF F _NTF K _NTF M _NTF M _NTF P _NTF P _NTF R _NTF R _NTF R POWER XM XM NTF RETLINE-P-U-NF.RET.00U -:0 NTF TP _ NTF TP0 _ NTF _ TP NTFL _ L TP NTFL _ L TP NTF TP XM T _XM T _XM K _XM K _XM K _XM J _XM J ate: Wednesday, February, 00 heet of

13 +.V_RUN +.V_RUN +.V_RUN +.V_RUN 0ohm 00MHz 00m 0.ohm +_TV_R 0ohm 00MHz 00m 0.ohm +.V_RUN R0 L +_RT_R LMPN-P R0 +_MPLL_L +.V_RUN 0ohm 00MHz 00m 0.ohm +_PE_PLL_L +_MPLL +.V_RUN +_TV +_RT_R m MX. 0uH 0m 0ohm 00MHz L L 00m 0.ohm +.V_RUN +_HPLL L-0UH--P 0.aps should be placed 00 mils -:00 0UVMX-P U0VKX-P with in its pins. LMN-P -:00 0ohm 00MHz 0 +.V_RUN 0.ohm 0UVMX-P L +_PE_PLL LMPN-P +.V_RUN R U0VKX-P L LMN-P R00 :0 UVMX--P 0UVMX-P 0 U0VKX-P R0 L LMN-P R 0 U0VKX-P 0 U0VKX-P 00 U0VKX-P 00RJ--P 0 U0VKX-P 0 U0VKX-P T -: V_RUN 0 UVKX-P -:00 R0 R0 UVKX-P UVKX-P nf & 0.uF for _TV:_R should be placed with in 0 mils from restline. +.V_RUN U0VKX-P +.V_RUN +_TV_R 0R00-P +_TV_R +_RT_R +_TV_R -:00 T00 +_PLL 0UVMX-P +_PLL.00.L 0 U0VKX-P -:00 U0VKX-P UVKX-P U0VKX-P +_PLL -:00 T0 0UVMX-P 0.0 +_TV_R M _RT L _TV +Q_TV_R N 0.0 _Q N _HPLL 0. +_PE_PLL U _PE_PLL 0. +_LV J _LV H _LV U0VKX-P 0 U0VKX-P UVKX-P -:00 0 U0VKX-P J _YN _RT RT_ 0 UH OF 0 _PLL 0. H _PLL L _HPLL 0. M _MPLL 0. +_TX_LV 0 KP0VKX-P 0.0 _LV _LV UVMX-P UVKX-P 0 U0VKX-P L +.V_RUN L-0UH--P 0uH 0m 0.aps should be placed 00 mils with in its pins. 0 U0VKX-P K0 _PE_ K 0.00 _PE_ LV PLL RT PE U _PE_PLL 0. W _M V _M U _M U _M U _M -:00 T _M T _M T _M T _M T _M R _M_NTF R _M_NTF 0.0 _M_K _M_K +_TV_R _TV_ 0.0 +_TV_R _TV TV_ 0.0 +_TV_R _TV TV TV_ UVMX-P 0UVMX-P LV TV/RT 0. RETLINE-P-U-NF TV K M X MI XF 0. M K 0. HV 0. PE V_U +_TV R0 VTT U VTT U VTT U VTT U VTT U VTT U VTT U VTT U VTT U VTT U VTT T VTT T VTT T0 VTT T VTT T VTT T VTT T VTT T VTT T VTT R VTT R VTT R _X T _X U _X U _X T _X T _X T0 _X_NTF R _XF _XF _XF _MI J0 0. _M_K K _M_K K _M_K J _M_K J _TX_LV +.V_RUN _HV 0 _HV 0 _PE _PE W0 _PE W _PE V _PE V0 _RXR_MI H0 _RXR_MI H VTTLF VTT POWER.RET.00U -:0 -:00 +.V_RUN R +_TV_R UVKX-P +.V_RUN +_TX_LV U0VKX-P +TTLF VTTLF +TTLF VTTLF F +TTLF VTTLF H 0 U0VKX-P UVKX-P UVKX-P UVKX-P UVKX-P R Place on the edge +_RXR_MI UVKX-P 0UVMX-P +_LV +_X 0 U0VKX-P 0 KP0VKX-P uh 00m +.V_RUN +_M_K +.V_U L +_TX_LV_R IN-UH--P R -:00 R 0UVMX-P L0 +.0V_P IN-NH--P T T0UVM-P R +.V_RUN Place caps close to _X nh. +_PE +.0V_P UVMX--P UVKX-P T T0UVM-P UVMX-P 0UVMX-P L +.V_U 0RJ--P +_M_K_L +.V_RUN L +.0V_P IN-NH--P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM MH-POWER/FILTER (/) - ize ocument Number Rev UVKX-P -:00 U0VKX-P -:00 0 0UVMX-P TUFF R 0 ohm OR.nH UVKX-P uh 00m nh. ate: Wednesday, February, 00 heet of UVKX-P T -:0 R

14 UI OF 0 +.V_RUN :0 R R +.V_RUN V_LU V_RN V_RE _LK T_ V_VYN V_HYN RN RNKJ--P RN0 LTL_LK LTL_T L_K-R R00 L_K+R R R R0 R0 R00 L_0+ L_LK L_T I_PWM PNEL_KEN R0 R L_LK L_T ENV I_PWM PNEL_KEN LTL_LK LTL_T L_LK L_T ENV L_I R0 KRF--P :0 :0 L_K-R L_K+R 0RF--P 0RF--P 0RF--P L_0- L_- L_- L_0+ L_+ L_+ 0 :0 U OF 0 J0 L_KLT_TRL H L_KLT_EN E L_TRL_LK E0 L_TRL_T L LK L T K0 L_V_EN L LV_I L LV_V N LV_VREFH N0 LV_VREFL LV_LK# LV_LK LV_LK# E LV_LK LV_T#0 E LV_T# F LV_T# LV_T# 0 LV_T0 E0 LV_T F LV_T LV_T LV_T#0 LV_T# LV_T# E LV_T0 LV_T LV_T E TV_ TV_ K TV_ F TV_RTN J TV_RTN L TV_RTN M TV_ONEL0 P TV_ONEL H RT_LUE RT_LUE# K RT_REEN J RT_REEN# F RT_RE E RT_RE# K RT LK V_VYN_ RT T E RT_IREF RT_VYN RF-L-P V_HYN_ RT_TVO_IREF KRF--P F RF-L-P RT_HYN R0 0 L_K- L_K+ L_0- L_0+ LV TV V RETLINE-P-U-NF PI_EXPRE RPHI PE_OMPI PE_OMPO PE_RX#0 PE_RX# PE_RX# PE_RX# PE_RX# PE_RX# PE_RX# PE_RX# PE_RX# PE_RX# PE_RX#0 PE_RX# PE_RX# PE_RX# PE_RX# PE_RX# PE_RX0 PE_RX PE_RX PE_RX PE_RX PE_RX PE_RX PE_RX PE_RX PE_RX PE_RX0 PE_RX PE_RX PE_RX PE_RX PE_RX PE_TX#0 PE_TX# PE_TX# PE_TX# PE_TX# PE_TX# PE_TX# PE_TX# PE_TX# PE_TX# PE_TX#0 PE_TX# PE_TX# PE_TX# PE_TX# PE_TX# PE_TX0 PE_TX PE_TX PE_TX PE_TX PE_TX PE_TX PE_TX PE_TX PE_TX PE_TX0 PE_TX PE_TX PE_TX PE_TX PE_TX.RET.00U L_- L_0- L_- L_+ L_+ +_PE VO_R- VO_- VO_- VO_- VO_R+ VO_+ VO_+ VO_+ N PE_OMP_MH M J L VO_INT- N T T0 U0 Y Y0 W 0 H J0 L0 VO_INT+ M U T T W W 0 Y H H N N_VO_R- 0 U N_VO_- 0 U N_VO_- 0 N N_VO_- 00 R0 T Y W W H E H M N_VO_R+ 0 T N_VO_+ 0 T N_VO_+ 0 N0 N_VO_+ 0 R U W Y Y 0 E0 H :0 :0 0 R RF-L-P VO_INT- VO_INT+ L_- L_+ L_- L_+ VO_R- VO_- VO_- VO_- VO_R+ VO_+ VO_+ VO_ E0 E E F0 F F F 0 H H0 H H H J J J J J J J J J K0 K K K K K L M M M M M M N N N N N N P P P0 R R R R R R T0 T T T U U U U U U U V V W W W RETLINE-P-U-NF.RET.00U W W W W W Y0 Y Y Y Y Y Y Y E E E E0 E E E F F F H H0 H H H J J J J J J K K K K K K0 K K K L L L L L L W 0 W W W W W Y Y Y Y E0 Y E Y E Y0 E Y E P E T F T F T F R F0 F0 F F T V H0 H H H H J J J J J J J J K K K L L L0 L L L L L M M M M M M0 M N N N N N N N N N N P P P P P0 R T T T U U U0 V V RETLINE-P-U-NF.RET.00U F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Wistron orporation eyonce UM ize ocument Number Rev UJ 0 OF 0 MH-N/LV/V (/) - ate: Wednesday, February, 00 heet of

15 R M[0..] R M[0..] R [0..] R [0..] R Q#[0..] R Q[0..] V_R_MH_REF UVMX--P U0VKX-P R [0..] R [0..] R Q#[0..] R Q[0..] 0 M_OT0 0 M_OT R M0 R M R M R M R M R M R M R M R M R M R M0 R M R M R M R M R R 0 R R 0 R R R R R R R R R R 0 R R R R R R R R R R 0 R R R R R R R R R R 0 R R R R R R R R R R 0 R R R R R R R R R R 0 R R R R R R R R R R 0 R R R R Q#0 R Q# R Q# R Q# R Q# R Q# R Q# R Q# R Q0 R Q R Q R Q R Q R Q R Q R Q M_OT0 M_OT M 0 0/P / 0 Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q Q Q Q Q Q Q Q0 Q Q Q /Q0 /Q /Q /Q /Q /Q /Q /Q Q0 Q Q Q Q Q Q Q OT0 OT VREF N REVERE TYPE High. mm R-00P--P-U /R 0 /WE 0 / /0 0 / KE0 KE 0 K0 0 /K0 K /K M0 0 M M M M 0 M M 0 M L VP 0 00 N#0 0 N# N# N#0 0 N#/TET.00. V V V V V V V 0 V 0 V V V V N 0 R R# R WE# R # R_0_IMM# R IMM# R_KE0_IMM R_KE_IMM M_LK_R0 M_LK_R#0 M_LK_R M_LK_R# R M0 R M R M R M R M R M R M R M MEM_T MEM_LK R_EL_0 R_EL_ PM_EXTT#0 +.V_U R R# R WE# R # R_0_IMM# 0 R IMM# 0 R_KE0_IMM 0 R_KE_IMM 0 M_LK_R0 0 M_LK_R#0 0 M_LK_R 0 M_LK_R# 0 MEM_T,, MEM_LK,, R R0 PM_EXTT#0 0 -:0 +0.V_R_VTT R R# R M M_OT0 R M R R M R M R M R M R M R M R M R M R M[0..] RN RNJ--P RN RNJ--P RN +0.V_R_VTT M_KE[:0] and M_[:0]# pull-up Resistors close IMM lot 00 mil ( MX ) 0 +.V_RUN 0 U0VKX-P U0VKX-P U0VKX-P R RJ--P RN RNJ--P RNJ--P RN0 RNJ--P RN RNJ--P Pleace use One apacitor close to every Two pull-up Resistors R 0 R M0 RNJ--P RN R_KE_IMM R M R M R M RNJ--P RN M_OT R IMM# R # R WE# 0 U0VKX-P 0 UVMX--P RNJ--P RN R M0 R_0_IMM# RNJ--P RN R R_KE0_IMM +0.V_R_VTT +.V_U Pleace close to the IMM lot 0 U0VKX-P U0VKX-P U0VKX-P RN0 RNJ--P RN RNJ--P RNJ--P RN Others pull-up Resistors close IMM lot 0 mil ( MX ) 0 0 U0VKX-P U0VKX-P U0VKX-P 00 UVMX--P UVMX--P 000 modify del T Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM R-OIMM - ize ocument Number Rev U0VKX-P ate: Wednesday, February, 00 heet of U0VKX-P

16 M R M[0..] R M[0..] R M0 0 R R# R M 0 R# 0 R R# 0 R WE# R M WE# 0 R WE# 00 R # R M # R # R M R IMM# R M 0# 0 R IMM# 0 R IMM# +.V_U R M # R IMM# 0 R M R_KE_IMM R M KE0 R_KE_IMM 0 R_KE_IMM R M KE 0 R_KE_IMM 0 R M0 0 M_LK_R R M 0/P K0 0 0 M_LK_R 0 M_LK_R# U0VKX-P U0VKX-P 0 U0VKX-P R M K0# U0VKX-P M_LK_R# 0 R M M_LK_R R M K M_LK_R 0 M_LK_R# R [0..] K# M_LK_R# 0 R [0..] R R M[0..] R M0 / M0 0 R M R 0 M 0 R M R 0 M 0 R M M R M 0 R [0..] M 0 R M UVMX--P UVMX--P UVMX--P R [0..] R 0 M R M R Q0 M 0 R M R Q M R Q R Q MEM_T MEM_T,, R Q MEM_LK MEM_LK,, R Q L R Q +.V_RUN R Q VP Pleace close to the IMM lot R Q R 0 Q 0 R Q0 00 -:0 U0VKX-P R Q 0 PM_EXTT# R Q N#0 0 PM_EXTT# 0 R Q N# R Q N# R Q N#0 0 R Q N#/TET R Q +.V_U R Q R 0 Q V R Q0 V +0.V_R_VTT R Q V R Q V R Q V R Q V R Q V 0 R 0 Q V 0 U0VKX-P R Q V U0VKX-P U0VKX-P U0VKX-P R Q V R 0 Q V R Q0 V R Q R Q Pleace use One apacitor close to R Q R Q every Two pull-up Resistors R Q R Q R Q R Q R 0 Q R Q0 R Q R Q R Q 0 R Q +0.V_R_VTT +0.V_R_VTT R Q 0 R Q R RN R Q R R M R Q R M R 0 Q RJ--P R Q0 RNJ--P R Q RN RN R Q 0 R M R M0 R Q 0 R M0 R M R Q R Q RNJ--P RNJ--P R Q RN R Q RN R_KE_IMM R M R Q R M R R# R 0 Q 0 R Q0 RNJ--P R Q RNJ--P RN RN R Q R IMM# R M R Q#[0..] Q M_OT R M R Q#[0..] R Q#0 R Q# Q0# RNJ--P RNJ--P R Q# Q# RN RN R Q# Q# R M R R Q# Q# R M R_KE_IMM R Q# Q# R Q# Q# RNJ--P RNJ--P R Q# Q# 0 RN0 RN R Q[0..] Q# R IMM# R M R Q[0..] R Q0 R # R M R Q Q0 R Q Q RNJ--P RNJ--P R Q Q 0 RN RN R Q Q M_OT R 0 R Q Q R M R WE# V_R_MH_REF R Q Q R Q Q RNJ--P RNJ--P Q M_KE[:] and M_[:]# M_OT 0 M_OT Others pull-up Resistors close M_OT OT0 pull-up Resistors close IMM 0 M_OT OT lot 00 mil ( MX ) IMM lot 0 mil ( MX ) UVMX--P 0 U0VKX-P VREF F,, ec., Hsin Tai Wu Rd., Hsichih, 0 Taipei Hsien, Taiwan, R.O.. N N 0 MH MH MH MH REVERE TYPE High. mm R-00P--P-U.00. Wistron orporation eyonce UM R-OIMM - ize ocument Number Rev ustom ate: Wednesday, February, 00 heet of

17 :00 HMI_TX# HMI_TX HMI_TX# HMI_TX#_ R 0 HMI_TX HMI_TX0 HMI_TX#0_0 R0 HMI_TX#0 HMI_TX0 HMI_TX#0 HMI_TX# HMI_TX HMI_TX# HMI_TX#_ R HMI_TX HMI_TX HMI_TX#_ R HMI_TX# HMI_TX HMI_TX# :0 delete 0,,,,, PLTRT# 0 VO_TRLLK 0 VO_TRLT 0 0 HMI_T HMI_LK PLTRT# VO_R+ VO_R- _INT+ _INT- EXT_RE R0 R HMI_T HMI_LK U R+ R I+ I- TX+ TX- TX+ TX EXT_RE REET# L L LROM ROM TET HLK H TX0+ TX0- HRT HI TX+ 0 TX- HTPL EXT_WIN ii HYN 0 VO_+ VO_- VO_+ VO_- VO_+ VO_- VO_+ VO_- VO_INT+ VO_INT- VO_+ VO_- VO_R+ VO_R- VO_+ VO_- PIF/HO LL L LINT# EXT_WIN R :00 N N 0 N N N 0 N O P P. RV 0 0 N N N N P PN P P _PWR P V _PWR O HMI_HP 0 0 KP0VKX-P R 0 0 U0VKX-P 0 +.V_RUN R R 0 0 R +.V_RUN +.V_RUN 0 V P +.V_RUN P R U0VKX-P +.V_RUN LYOUT must support connectors from JE, Molex, and con U0VKX-P 0 R R R +.V_RUN +.V_RUN +.V_RUN 0 IH_Z ITLK IH_Z ITLK R +.V_RUN H R R R KRJ--P PIF: tuff R,R,R,R R0 U_PIF_OUT R IH_Z OUT IH_Z YN IH_Z IN_ IH_Z IN R0 IH_Z RT# IH_Z RT# 0 +.V_RUN U_PIF_OUT 0 IH_Z OUT 0 IH_Z YN 0 IH_Z IN 0 Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM ize ocument Number Rev il - ate: Wednesday, February, 00 heet of

18 +.V_RUN 0--F-P +RT_ U RT conn. _T_ RN RT_R RNKJ--P RT 0UVKX-P NP NP _RT NP NP N00W-F-P _LK_ etting R,, trace impedance to 0 ohm. T_ N# LK_ T_I N# LK_I RT_ V_RE L RT_R V_RE LMP00N-P V_RN L RT_ RT_R N V_RN LMP00N-P V_LU RT_ RT_ N L V_LU LMP00N-P.00.0 RT_ N 0ohm 00MHz JV_H N JV_V JV_H N 0 000m 0.0ohm JV_V N R R R N RT_ 0RF--P 0RF--P -:00 0RF--P VIEO---P-U : VRUN_RT -:0 0 +RT_ +V_RUN Item RV-0--P R 0UVKX-P 0ohm 00MHz R R KRJ--P :00 00m 0.ohm U0 L V_HYN V_HYN_R HYN R 0RJ--P HTPWR-P :00 RN0 RNKJ--P 0 +V_RUN K -:0 +V_RUN V_VYN V_VYN_R U0 HTPWR-P :00 VYN R 0RJ--P L :00 0ohm 00MHz 00m 0.ohm HMI_TX# HMI_TX HMI_TX# HMI_TX R0 HMI_TX#_ L HMI_TX_ R0 HMI_TX#0 HMI_TX#0 HMI_TX#0_ L HMI_TX0 HMI_TX0_ HMI_TX0 +V_RUN HMI ONN +V_HMI +V_HMI_ :0 +V_RUN RN +V_RUN +.V_RUN R U OE# OE# N +.V_RUN RN R R HMI_TX# HMI_TX# HMI_TX#_ L HMI_TX HMI_TX HMI_TX_ R HMI_TX# HMI_TX HMI_TX# HMI_TX R0 R HMI_TX#_ L HMI_TX_ R HMI_TX#0_ HMI_TX0_ HMI_TX#_ HMI_TX_ HMI_TX#_ HMI_TX_ HMI_TX#_ HMI_TX_ HMI +V_POWER TM_T0- TM_T0+ TM_T- TM_T+ L TM_T- E TM_T+ REERVE# TM_LOK- 0 TM_LOK+ HOT_PLU_ETET /E_ROUN N 0 TM_T0_HIEL N TM_T_HIEL N TM_T_HIEL N TM_LOK_HIEL HMI_T_ HMI_LK_ HMI_E HMI_N R0 R0 TP HMI_P_ HMI_HP R0 TP :0 R0 HMI_T HMI_LK HMI_HP HMI_T HMI_LK Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM RT/HMI - ize ocument Number Rev ate: Wednesday, February, 00 heet of

19 L 0 :00 NP NP L_LK L_T L_0+ L_0- L_+ L_- L_+ L_- L_K+ L_K- L_TT LMP_TT# KLITEON L_MT L_MLK +VLW_FX FX_PWR_R L_LK L_T L_0+ L_0- L_+ L_- L_+ L_- L_K+ L_K- L_TT TP0 +V_LW +.V_RUN :00 00 modify U0VKX-P L_MT_ 00RJ--P R L_MLK_ 00RJ--P R 00KRJ--P R R0 00KRJ-L-P R KRJ--P U0VKX-P E tuff Not o +.V_RUN R L_MT_ L_MLK_ +LV L_MT_ :0 L_MLK_ R :00 follow Lanai UM +.V_LW +.V_LW Populate R for PT implementation only. 0RJ--P I_PWM PopulateR for platform without PT support. No tuff for iscrete PT support due to back up plan :00 FX_PWR_R INVERTER POWER 0 KP0VKX-P U0VKX-P,,, RUN_ON Q IV-T-P R_PWR_R RUN_ON Q N00-F-P KP0VKX-P _PWR_R +PWR_R R 00KRJ--P R 00KRJ--P JE-ON-P-U 0.F00.0 L_L_ET +.V_RUN Q +LV IV-T-P +.V_RUN L LM0N-P 00ohm 00MHz 00m 0.ohm MER 0 MLX-ON--P 0.F0.0 Mic Power MER_U- MER_U+ INVERTER_L_ET# V_U_MI //00 MOIFY UVKX-P +V_RUN_RMER U0VKX-P :0 INVERTER_L_ET#, R0 0R-0-U-P +V_RUN ENLE V -:00 MER Power UX_L_L_ET# UX_L_L_ET#, :00 +V_RUN_RMER V_U_MI U_MI_LK R R0 RJ--P U_MI_LK EL LM0N-P U_MI_IN0_R R RJ--P U_MI_IN0_R_ EL LM0N-P Q R OUT N R R Q0 IN R _V_ON U_MI_LK_ 0 U_MI_IN0 0 :0 -:00 :0 R U0VKX-P +V_LW :0 R 0KRJ-L-P FP_TL 0 U0VKX-P R -:00 Q N00W-F-P _V_ON +.V_LW R KRJ--P L able delect ENV ENV OUT FP_TL L_EN R IN N L_TT_EN L_TT_EN R Q TEU-F-P R 0R-0-U-P IH_UP- T--F-P L POWER Item0 L Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. IH_UP+ R 0R-0-U-P eyonce UM ize ocument Number Rev LV - ate: Wednesday, February, 00 heet of 0RJ-L-P 0UVZY-P

20 We would like to change X to.00.0 and X to :00 +RT_ELL UVKX-P +RT_ELL RT circuitry +.V_RT_LO RV-0--P UVMX--P -:00 TP TP :0T +RT RT_T_ET# RT R 0KRF-L-P R +RT_ KRJ--P R +RT 0KRJ-L-P RV-0--P R MRJ--P RT_T_ET# RT_T_ET# KP0VKX-P -:00 -:0 MLX-ON-0-P-U R0 0.F UVKX-P IH-trap PIN U OF IH_INTRUER# INTRUER# LP_L0 IH_RTRT# FWH0/L0 E integrated Vccus_0,Vccus_,VccL_ F LP_L +RT_ELL RTRT# FWH/L F LP_L IH_INTVRMEN FWH/L IH_INTVRMEN High=Enable Low=isable F LP_L INTVRMEN FWH/L F integrated VccLan_0VccL_0 IH_LN00_LP LP_LFRME# R LN00_LP FWH/LFRME# IH_LN00_LP High=Enable Low=isable 0KRF-L-P IH_RTX LP_RQ0# IH_RTX RTX LRQ0# F LP_RQ# LRQ#/PIO E R 0MRJ-L-P RTX IO_0TE X LN_LK 0TE F H_0M# IH_RT_X 0M# R LN_RTYN H_PRTP# PRTP# F R H_PLP# LN_RX0 PLP# E :00 0 LN_RX H_FERR# LN_RX FERR# X-KHZ-P H_PWROO LN_TX0 PUPWR/PIO E0 LN_TX 0 H_INNE# LN_TX INNE# F +.V_PIE_IH H H_INIT# IH_Z_OE_ITLK R000 H_INTR# 0 IH_Z_OE_ITLK RJ--P LN_OK#/PIO INIT# E IH_Z ITLK R00 LN_OMP IO_RIN# IH_Z ITLK INTR 0 R RF-L-P LN_OMPI RIN# H LN_OMPO LN_OMP place within 00 mil of IHM H_NMI# IH_Z_OE_YN R00 Z_ITLK H_MI# 0 IH_Z_OE_YN RJ--P NMI J IH_Z YN Z_YN H_IT_LK MI# R00 IH_Z YN RJ--P J H_YN H_TPLK# IH_Z_OE_RT# R00 Z_RT# 0 IH_Z_OE_RT# RJ--P TPLK# E IH_Z RT# R00 H_RT# IH_Z RT# This circuit is only IH_Z_OE_IN0 THRMTRIP# E 0 IH_Z_OE_IN0 J H_IN0 H needed if the platform +.V_RUN IH_Z IN H_IN TP IH_Z IN H H_IN has the NIFFER IE_0 IH_Z_OE_OUT H_IN 0 V R0 IE_, LE_MK# 0 IH_Z_OE_OUT RJ--P IH_Z OUT R0 Z_OUT IE_ IH_Z OUT U E R H_OUT V IE_ PEKER_ET# T IE_, PEKER_ET# E0 0KRJ--P RT_T_ET# H_OK_EN#/PIO V IE_ H_OK_RT#/PIO T IE_ T_T#_R IE_ T_T# F0 TLE# T IE_ T_RX0- T Q IE_ T_RX0- F T_RX0+ T0RXN R IE_0 T_RX0+ F T_TX0- T_TX0-_ T0RXP 0 T IE_ T_TX0- H T_TX0+ T_TX0+_ T0TXN V IE_ T_TX0+ 00P0VKX-P H T0TXP V R0 00P0VKX-P IE_ U istance between the IH-M and cap on the "P" IE_ TRXN V signal should be identical distance between the IE_ IH-M and cap on the "N" signal for same pair. T_TX-_ TRXP U 0RJ--P TP J T_TX+_ TTXN IE_0 TP J TTXP 0 IE_ F IE_ TRXN F T_TX-_ TRXP IE_# TP E T_TX+_ TTXN # Y IE_# TP00 E TTXP # Y LK_PIE_T# IE_IOR# LK_PIE_T# LK_PIE_T T_LKN IOR# W IE_IOW# LK_PIE_T T_LKP IOW# W IE_K# M_TI K# Y IE_IRQ IH-trap PIN R RF-L-P TRI# IEIRQ Y IE_IOR TRI IOR Y IE_REQ +.V_RUN REQ W IH_RV Z_OUT IH_RV R R0 XOR hain Entrance trap IH_RV Z_OUT escription RV Enter XOR hain 0 Normal Operation(default) et PIE port cofig bit M_T Place within 00 mil of IH-M hange to.0ih.m0 RT LN/LN IH T LP PU IE IH-M--P-U-NF.0IH.0U I IHM QM MM# 0 TP0 LP_L[0..] LP_LFRME# TP TP IO_0TE H_0M# IE_[0..] IE_[0..] +.V_RUN H_PRTP#,0, H_PLP# +.V_RUN H_FERR# H_PWROO H_INNE# H_INIT# H_INTR# 0KRJ--P IO_RIN# H_NMI# H_MI# H_TPLK# IE_# IE_# IE_IOR# IE_IOW# IE_K# IE_IRQ IE_IOR IE_REQ R THERMTRIP#_IH LP_L[0..] R 0KRJ--P +.0V_P IE_[0..] IE_[0..] R RJ--P Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM ize ocument Number Rev IHM-RT/IE/LP/HI (/) - ate: Wednesday, February, 00 heet 0 of

21 PI_ERR# PI_TR# PI_IR# PI_PLOK# +.V_RUN PI_PIRQ# PI_REQ#0 PI_PIRQ# U_IE# U_IE# +.V_RUN +.V_RUN PI_NT#0 IH_PI_#_R PI_NT# PIE Interface Routing LNE Miniard WWN LNE Miniard WLN LNE No use LNE Express ard LNE LNE IH-trap PIN OOT IO trap PI_NT#0 (R) 0 PI(efault) 0 PI LP swap override strap PI_NT# (R) No use LN PI_# (R) RP +.V_RUN 0 _WPN_PIE_RT# PI_PIRQ# PI_PIRQ# PI_PERR# OOT IO Location low = swap override enable high = default PI I/F PULL HIH RP R R RNKJ--P-U _WLN_PIE_RT# _N_PIE_RT# U_O# U_O# +.V_RUN 0 PI_TOP# PI_EVEL# PI_FRME# PI_REQ# IO should not enable the internal PIO pull up RN R RNKJ--P-U RN0KJ--P R 0KRJ--P _WWN_PIE_RT# KRJ--P RN RN0KJ--P +.V_U PI_[0..] PIE_RX- PIE_RX+ PIE_TX- PIE_TX+ PIE_RX- PIE_RX+ PIE_TX- PIE_TX+ U_O# U_O# U_O# U_O0# +.V_U PI_[0..] PI_PIRQ# PI_PIRQ# PIE_RX- PIE_RX+ PIE_TX- PIE_TX+ PIE_RX- PIE_RX+ PIE_TX- PIE_TX+ Layout Note: Place R, R and R within 00 mils from IH. PI_0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_ PI_0 PI_ PI_PIRQ# PI_PIRQ# PI_PIRQ# PI_PIRQ# Miniard WWN U_O0# U_O# +.V_U RP 0 U_O# U_O# U_O# U_O# RN0KJ-L-P E 0 0 E 0 0 F E E E E 0 F PIRQ# PIRQ# PIRQ# 0 PIRQ# U0VKX-P U0VKX-P Miniard WLN U OF PIE_TXN_ PIE_TXP_ U_O0# U_O# U_O# U_O# U_O# U_O# U_O# U_O# U_O# U_O# PI PI_REQ#0 REQ0# PI_NT#0 NT0# PI_REQ# REQ#/PIO0 E PI_REQ# PI_NT# NT#/PIO _WWN_PIE_RT# PI_NT# REQ#/PIO PI_NT# _WWN_PIE_RT# TP NT#/PIO F PI_NT# NT#/PIO 0 _LOM_PIE_RT# REQ#/PIO PI E#[0..] _LOM_PIE_RT# PI E#[0..] PI E#0 /E0# PI E# /E# E PI E# /E# F PI E# /E# E Interrupt I/F PI_IR# IR# PI_PR PR PI_RT#_ PIRT# PI_EVEL# EVEL# PI_PERR# PERR# PI_FRME# FRME# PI_PLOK# PLOK# PI_ERR# ERR# F0 PI_TOP# TOP# PI_TR# TR# PI_PLTRT# PLTRT# LK_PI_IH PILK 0 IH_PME# PME# :00 _WPN_PIE_RT# PIRQE#/PIO F _WLN_PIE_RT# PIRQF#/PIO _N_PIE_RT# PIRQ#/PIO F PIE_MR_ET# PIRQH#/PIO IH-M--P-U-NF.0IH.0U I IHM QM MM# 0 P PERN P PIE_TXN_ PERP N PIE_TXP_ PETN N PETP M PERN M PERP L PETN L PETP K PERN K PERP J PETN J PETP PIE_RX- PIE_RX- H _N_PIE_RT# PIE_RX+ PERN PIE_RX+ H _WLN_PIE_RT# PIE_TX- PIE_TXN_ PIE_TX- U0VKX-P PERP RN RN00KJ--P PIE_TX+ PIE_TXP_ PIE_TX+ U0VKX-P PETN PETP Express ard F R _LOM_PIE_RT# PERN 0KRJ--P F PERP E PETN E PETP LN PIE_RX- PIE_RX- PIE_RX+ PERN/LN_RXN PIE_RX+ IH_PI_0# PIE_TX- PIE_TXN_ PIE_TX- U0VKX-P PERP/LN_RXP R RJ-P PIE_TX+ PIE_TXP_ PIE_TX+ U0VKX-P PETN/LN_TXN PETP/LN_TXP -:00 +.V_LW U0 -:00 IH_E_PI_LK_R IH_E_PI_LK R RJ-P IH_PI_# PI_LK R IH_PI_#_R PI_0# E IO_PI_# PI_0#_R IH_E_PI_O_R PI_0# R PI_# Y IH_E_PI_O IH_E_PI_IN N R0 RJ-P PI_MOI IH_E_PI_IN F PI_MIO J O0# O#/PIO0 O#/PIO E O#/PIO F O#/PIO O#/PIO O#/PIO0 J O#/PIO O# H O# U OF PI-Express PI irect Media Interface U PI_IR# PI_PR PI_EVEL# PI_PERR# PI_FRME# TP PI_ERR# PI_TOP# PI_TR# LK_PI_IH IH_PME# MI0RXN V MI0RXP V MI0TXN U MI0TXP U MIRXN Y MIRXP Y MITXN W MITXP W MIRXN MIRXP MITXN MITXP _WPN_PIE_RT# _WLN_PIE_RT# _N_PIE_RT# 0 PIE_MR_ET# URI R R RJ--P MI_MTX_IRX_N0 MI_MTX_IRX_N0 0 MI_MTX_IRX_P0 MI_MTX_IRX_P0 0 MI_MRX_ITX_N0 MI_MRX_ITX_P0 MI_MRX_ITX_N0 0 MI_MRX_ITX_P0 0 MI_MTX_IRX_N MI_MTX_IRX_N 0 MI_MTX_IRX_P MI_MTX_IRX_P 0 MI_MRX_ITX_N MI_MRX_ITX_P MI_MRX_ITX_N 0 MI_MRX_ITX_P 0 MI_MTX_IRX_N MI_MTX_IRX_P MI_MRX_ITX_N MI_MRX_ITX_P MI_MTX_IRX_P 0 MI_MRX_ITX_N 0 MI_MRX_ITX_P 0 / Mediaard MI_MTX_IRX_N 0 RF-L-P URI close to IHM 00 mils and Trace impedance should be 0 ohm +/- % IEL INT PI_RT# U N PLT_RT#_ ate: Wednesday, February, 00 heet of LK_PI_IH LK_IHPI PLTRT# 0,,,,, Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM IHM-PIE/U/PI/MI (/) - ize ocument Number Rev REQ NT PI Interface Routing dd uffers as need for Loading and Fanout concerns +.V_U m 0 Y NLV0KR-P R R0 RJ--P LK_IH_M EMI Mode Place close to IH-M R MI_MTX_IRX_N MIRXN MI_MTX_IRX_N 0 MI_MTX_IRX_P MIRXP MI_MTX_IRX_P 0 MI_MRX_ITX_N MITXN MI_MRX_ITX_P MI_MRX_ITX_N 0MI_OMP R place MITXP MI_MRX_ITX_P 0within 00 mil of IHM LK_PIE_IH# MI_LKN T LK_PIE_IH# LK_PIE_IH +.V_PIE_IH MI_LKP T LK_PIE_IH MI_OMP MI_ZOMP Y U0 U MI_IROMP Y R RF-L-P U U IH_UP0- UP0N IH_UP0- IH_UP0+ UP0P IH_UP0+ U IH_UP- UPN H IH_UP- IH_UP+ UPP H IH_UP+ U UPN H UPP H U iometric UPN J UPP J U amera IH_UP- UPN K IH_UP- IH_UP+ UPP K IH_UP+ U Express ard IH_UP- UPN K IH_UP- IH_UP+ UPP K IH_UP+ U T IH_UP- UPN L IH_UP- IH_UP+ UPP L IH_UP+ U MINI ard WLN IH_UP- UPN M IH_UP- IH_UP+ UPP M IH_UP+ U UPN M UPP M IH_UP- UPN N IH_UP- IH_UP+ UPP N IH_UP+ URI# F URI F IH-M--P-U-NF.0IH.0U I IHM QM MM# 0 EMI

22 +.V_U RN +.V_RUN +.V_WLN +.V_U RN RN +.V_RUN RNKJ--P RN RNKJ--P E_ME_LERT ME_E_LERT RN0KJ--P,, MEM_LK IH_MT Mus address FOR R These are for backdrive issue. :0 IO_EXT_I# IH_RI# RN0KJ--P U N00W-F-P IH_MLK MEM_T,, IH_MLK IH_MT U :00 +.V_U RN RNKJ--P WLN_LK WLN_T WLN_LK WLN_T _V_ON R 00KRJ--P IH_PWR R 00KRJ--P :00 IH_LN_RT# R 0KRJ--P IH_L_PWROK R MRJ--P UPWROK R R0 KRJ--P IH_PIE_WKE# U OF +.V_RUN +.V_RUN RN0 RN R0 R R R R RN 0KRJ--P IO_EXT_MI# IH_L_RT# PIE_MR_ET# U_MR_ET# RN00KJ--P :00 RN0KJ--P IRQ_ERIRQ RV_THRM# PIO_IH WPN_RIO_I# RN00KJ--P IH-trap PIN No Reboot trap IH_PKR LOW = efaule LOM_M_LERT# Note: o not Populate this 0 ohm resistor for now. :00 0 MH_IH_YN# IH_MLK IH_MT support F.0 TP,, ITP_REET# 0 PM_MUY#, LKRUN# IH_PIE_WKE#, IRQ_ERIRQ TP,, IMVP_PWR TP R 0 IH_RV IH_MLK IH_MT IH_L_RT# IH_MLK IH_MT IH_RI# LPP# ITP_REET# IH_TP PM_MUY# LKRUN# IMVP_PWR J MLK MT LINKLERT# MLINK0 E MLINK F RI# F U_TT#/LPP# Y_REET# H MUY#/PIO0 LOM_IH_MLERT# R MLERT#/PIO H_TP_PI# H_TP_PI# E0 H_TP_PU# TP_PI# H_TP_PU# TP_PU# LKRUN# IH_PIE_WKE# E IRQ_ERIRQ WKE# F RV_THRM# ERIRQ THRM# J0 VRMPWR MH_IH_YN#_R U_IE# U_IE# J PIO_IH TH/PIO TP J IO_EXT_WKE# TH/PIO IO_EXT_WKE# H LOM_IH_MLERT# IO_EXT_MI# TH/PIO IO_EXT_MI# E IO_EXT_I# PIO IO_EXT_I# LKRUN# PIE_MR_ET# PIO PIE_MR_ET# KRJ--P U_MR_ET#_R TH0/PIO U_MR_ET# H R KRJ--P PIO E U_MR_ET# PIO0 U_MR_ET# 0 U_MR_ET# LOK/PIO H IE_RT_MO# QRT_TTE0/PIO IE_RT_MO# T_LKREQ# QRT_TTE/PIO T_LKREQ# PLTRT_ELY# TLKREQ#/PIO +.V_RUN TP F :00 WPN_RIO_I# LO/PIO WPN_RIO_I# J _V_ON TOUT0/PIO _V_ON 0 TOUT/PIO R IH_PKR 0 IH_PKR PKR J TP MH_IH_YN#_R J MH_YN# IH_RV J TP M YPIO PIO MI T PIO LOK POWER MT ontroller Link T0P/PIO TP/PIO TP/PIO PIO LK LK ULK LP_# LP_# LP_# _TTE#/PIO PWROK PRLPVR/PIO TLOW# PWRTN# LN_RT# RMRT# K_PWR LPWROK LP_M# L_LK0 L_LK L_T0 L_T L_VREF0 L_VREF L_RT# LPIO0/PIO LPIO/PIO0 LPIO/PIO LPIO/PIO IH-M--P-U-NF.0IH.0U I IHM QM MM# 0 J J0 F T_R0 U_HP_N_ENE LK_IH_M LK_IH_M IH_ULK IO_LP_# F IO_LP_# IO_LP_# H E J IO TTE# IH_PWR PRLPVR E IH_TLOW# R KRJ--P IO_PWRTN# IO_PWRTN# +.V_RUN H0 IH_LN_RT# TP RMRT IH_RMRT#, R 0RJ--P UPWROK, R R0 E LK_PWR LK_PWR KRF-P E J F E F F H J J J F IH_L_PWROK IH_LP_M# L_LK0 IH_L_LK L_T0 IH_L_RT0# L_VREF0 R LK_IH_M LK_IH_M TP IO_LP_# TP IO_LP_# TP IH_PWR 0, PRLPVR 0,, IH_L_PWROK 0, TP L_LK0 0 TP0 L_T0 0 IH_L_RT0# 0 PIE_MR_ET# ME_E_LERT E_ME_LERT WOL_EN WOL_EN KRJ--P U_HP_N_ENE 0,, U0VKX-P +.V_U R RF--P LK_IH_M and LK_IH_M EMI Mode Place close to IH-M LK_IH_M R0 LK_IHM LK_IH_M R LK_IHM EMI High=No Reboot LKRUN# R Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM ize ocument Number Rev IHM-L/PM/PIO (/) - ate: Wednesday, February, 00 heet of

23 +RT_ELL U0VKX-P +V_RUN +.V_RUN 0ohm 00MHz. 0.ohm +.V_RUN +.V_RUN UF U0VKX-P R +.V_RUN L LMPNP U0VKX-P +.V_RUN -:00 RV-0--P 0 -:0 +.V_PIE_IH 0UVZY-P 00RF-L-P-U -:00 -:00 -:0 UVKX-P -:00 UVKX-P +V_U +.V_U UVMX-P +TPLL L L-0UH--P 0uH 0m 0 UVKX-P +.V_RUN +.V_RUN UVKX-P +.V_PIE_IH UVKX-P -:00 VREF_RUN -:0 VREF_U -:0 R 00RF-L-P-U 0UVZY-P UVMX--P UVKX-P 0 UVKX-P U0VKX-P U0VKX-P TP0 TP0 RV-0--P TP_ULN TP_ULN +.V_RUN UE OF RT T VREF VREF VREF_U E E E F F H H J J K K L L L M M N N N P P R R R R T T T T T U U V V V W Y J TPLL E F H J 0 H UPLL F L L M M W F LN_0 LN_0 F LN_ 0 LN_ LNPLL LN_ LN_ LN_ LN_ LN_ LN_ P RX TX U ORE LN POWER PU PU _0 _0 _0 _0 _0 _0 E _0 F _0 _0 L _0 L _0 L _0 L _0 L _0 L _0 M _0 M _0 P _0 P _0 T _0 T _0 U _0 U _0 V _0 V _0 V _0 V _0 V _0 V MIPLL R _MI E _MI E V_PU_IO V_PU_IO _ F E _ F U _ V _ W _ W _ W _ Y _ E0 _ E _ F H UH U_0 J U_0 F0 U_ U_ J U_ U_ U_ 0 U_ U_ U_ H U_ P U_ P U_ N U_ U_ P U_ R U_ P U_ P U_ R U_ P U_ P U_ R U_ R L_0 L_ L_ F0 L_ ORE P ORE IE PI IH-M--P-U-NF.0IH.0U I IHM QM MM# 0 TP_U.0_ TP_U.0_ TP_U._ TP_U._ TP_L.0 +L_ U0VKX-P +.V_RUN +.0V_P 0 U0VKX-P +.V_RUN uh 00m +.V_MIPLL +.V_MIPLL_R L IN-UH--P R 0 0 UVKX-P 0UVKX-P +.V_RUN +.V_U +.V_U +.V_U +.0V_P layout: distribute in PI saction +.0V_+.V +.V_RUN TP TP TP TP TP TP TP TP TP0 TP TP TP TP +.V_RUN U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P U0VKX-P UVMX-P U0VKX-P U0VKX-P 0 U0VKX-P TP0 TP TP0 TP0 U0VKX-P 00 UVKX-P U0VKX-P TP0 TP0 RV-0--P RF-P U0VKX-P U0VKX-P UVKX-P -:0 R 0RJ-P NTF NTF NTF NTF NTFJ NTFH NTFH NTFJ NTFJ NTFJ NTF NTF K L L L L L L L M M M M M M M M M M N N N N N N N N N N N N N N P P P P P P P P P R R R R R R R R R R T T T T T T T U U U U U U U U U U U V V V V W W W Y Y Y U W _NTF _NTF _NTF _NTF J _NTF H _NTF H _NTF J _NTF J _NTF J _NTF _NTF _NTF OF I IHM QM MM# 0 0 E E E E E E E E F F F F F H0 H H H H F H H H H H H J 0 E E E E F E F F F E 0 H H H H H J J J J J J K K K K K IH-M--P-U-NF.0IH.0U Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. eyonce UM ize ocument Number Rev ustom IHM-POWER (/) - ate: Wednesday, February, 00 heet of

Thurman UM chematics ocument ufp Mobile Merom Intel restline-m + IHM 00-0- REV : (ELL:X0) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Thurman UM ize ocument Number

More information

Thurman Discrete VGA nvidia G86 Schematics Document. ufcpga Mobile Merom Intel Crestline-PM + ICH8M REV : -1(DELL:A00)

Thurman Discrete VGA nvidia G86 Schematics Document. ufcpga Mobile Merom Intel Crestline-PM + ICH8M REV : -1(DELL:A00) Thurman iscrete V nvidia chematics ocument ufp Mobile Merom Intel restline-pm + IHM 00--0 REV : -(ELL:00) Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. Thurman iscrete

More information

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25

Extreme/Meron 2M/4M SV FSB:667 or 800 MHz 4~7. Host BUS 667/800MHz. PCIe x16 8~14. DMI I/F 100MHz. USB 2.0 USB x 427 SATA PATA PCI/PCI BRIDGE 22~25 LT- lock iagram YTEM / TP0 INPUT OUTPUT 0 /MM M/M Pro/x 0 RJ ONN EXT MI LK EN ILPR Thermal ensor/ Fan control MT RII / RII / lot lot Ricoh R ardreader OROM M0/M 0/00M/000M TLE RJ ML0 ONN RELTEK H UIO OE

More information

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA

Alba Discrete ATI M92-LP gddr2 Schematics ufcpga Mobile Penryn Intel Cantiga-PM + ICH9M REV : SA lba iscrete TI M-LP gr chematics ufp Mobile Penryn Intel antiga-pm + IHM 00-0- REV : : Nopop omponent M : Pop when antiga is M PM : Pop when antiga is PM /P : OM control if antiga is PM Wistron

More information

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU.

ME3 Block Diagram HDD G792 ICH8-M. Project code : 91.4X PCB P/N : Revision : PCB LAYER LPC DEBUG CONN. TPM SLB9635TT KBC. Intel CPU. M lock iagram RII lot 0 RII lot Power witch RJ ONN Line In INT.PKR Line Out (PIF) RJ INT. MI rray igital HMI (PIF),, Mini ard_ Robson Mic In -T ONN RII hannel RII hannel MP MP MOM -T IL 0/00 ontroller

More information

Pamirs UMA Block Diagram

Pamirs UMA Block Diagram RJ ONN /IO/MM M/M Pro/x LK N ILPRKLFT-P RII / lot 0 RII / Ricoh R ardreader 0/00 NI Marvell 0 lot, Pamirs UM lock iagram RII hannel R II hannel PI LI Intel PU Meron M/M V F: or 00 MHz,, Host U /MHz restline-m/ml

More information

C45/C46 Block Diagram

C45/C46 Block Diagram / lock iagram LK EN I LPR.00.00W Mobile PU Merom /., Project code:.u0.00 Project code:.v00.00 P Number : 0 Revision : - YTEM / TP0 INPUT TOUT OUTPUT V_() V_() YTEM / INPUT TOUT OUTPUT 0V_0(.) V_(.) R /

More information

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2.

G HDMI 4, 5. DVI ATI M76-M PCI-EG. Page.44~50 LAN 10/100/1000 PCI-E6. INTEL 82566MM Page.23,24 PCI-E3 PCI-E4 /USB 2. R lock iagram LK EN. / MHz R MI In x I LPR / MHz odec L /MHz ZLI OP MP Q INT.PKR x OK E R PI-E PI-Express U.0 PORT/PORT Repeater/ PIEQX0 ock Port x Jack In x RJ- Ethernet Port x HMI x RT x U.0 x udio In

More information

DR1 (Roberts) Schematics Document ufcpga Mobile Penryn Intel Cantiga-GM + ICH9M REV : A00

DR1 (Roberts) Schematics Document ufcpga Mobile Penryn Intel Cantiga-GM + ICH9M REV : A00 R () chematics ocument ufpg Mobile Penryn Intel antiga-gm + IHM 00-0-0 REV : 00 : Nopop omponent Wistron orporation F,, ec., Hsin Tai Wu Rd., Hsichih, Taipei Hsien, Taiwan, R.O.. over Page

More information

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC.

G D8V_S3 667/8000MHz WXGA/SXGA+ LVDS. New card G577 USB 2.0. ACPI in 1 TRL8101E 23 PCI-E / USB 2.0 LPC BUS KBC. E YTEM / Project code: TP P0 lock iagram YTEM / Mobile PU PWQI LK EN. ILPRYLFT-P RTMT-0-V-RT HOT U Penryn, /00/0MHz@.0V Line Out odec H udio PI-E/U.0 L IHM New card PIe ports MI In PI/PI RIE M/M Pro/ U.0

More information

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation

R&D Division. Board name : Mother Board Schematic Project : Z11D (Santa Rosa) Version : 0.4 Initial Date : March 02, Inventec Corporation Inventec orporation R& ivision oard name : Mother oard chematic Project : Z (anta Rosa) Version : 0. Initial ate : March 0, 00 Inventec orporation F, No., ection, Zhongyang outh Road eitou istrict, Taipei

More information

4, 5. SVIDEO/COMP LVDS TPS51100(G2997) ,13. Marvell 88E Mini Card. abgn/bg 23. (100mA) INT.MIC. PCIex1.

4, 5. SVIDEO/COMP LVDS TPS51100(G2997) ,13. Marvell 88E Mini Card. abgn/bg 23. (100mA) INT.MIC. PCIex1. Volvi lock iagram YTM / MX LK N. Merom -00 INPUT OUTPUT T-0 P TKUP eleron M 0 (I LPR0).0 :.MROM.0U TOP V_(). :.MROM.0U, TOUT R / MHz R, /MHz Mobile PU HOT U /MHz@.0V Intel L0 TL+ PU I/F R Memory I/F INTRT

More information

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M

Project Name :I36IAx Platform : Celeron GS40 + Park + ICH9M Project Name :IIx Platform : eleron + 0 + Park + IHM PE..... PU... 0_FF. 0...... -IHM.... 0.......... 0....... POWER... 0. ONTENT INEX YTEM LOK IRM POWER IRM & EQUENE Power on equence iagram PU Penryn

More information

L53II0 M/B and Daughter P/N LIST:

L53II0 M/B and Daughter P/N LIST: Model : LII0 P P/N:L00- P P/N:L00- Intel Merom PU + M + IH-M hipset LII0 M/ and aughter P/N LIT: LII0 M/ ffiliated FF/able P/N LIT: P0 INEX P0 YTEM LOK IRM P0 POWER IRM & EQUENE P0 PIO & POWER ONUMPTION

More information

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802.

G792 C/Y LVDS. 0 Ohm resistor (Y40) RGB CRT S 6,7,8,9,10. RGB switch. To Port Replicator (Y41) ENE. CardReader LAN 88E8055. Mini Card 802. Y lock iagram INPUT OUTPUT R LK N. IT V / MHz, R / MHz INT.PKR RJ MOM M ard H 0 ROM 0 Mobile PU Yonah eleron M, T PT HOT U 00//MHz alistoga,,, MINI U TXFM Phone lue-tooth OM LPT U x port U P RT PORT PORT

More information

F8V L80V N80V N81 Montevina Block Diagram

F8V L80V N80V N81 Montevina Block Diagram FV L0V N0V N Montevina lock iagram _IN & T ON PE 0 Penryn W & LE PE HMI RT PE PE LV & INV PE INTERNL KEYOR TOUH P PE IR IO PI ROM MI IN HP&PIF OUT OPMP PE Internal MI ON PE PE PE 0 V aughter PE FVa: M

More information

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34

TV Out CRT LCD 13. Nvidia G72M-V 46 ~ 48, 51 ~ 55 PWR SW CP TI PCI ~ 25. Mini-PCI 30 LAN TXFM RJ45 RTL8111B DEBUG CONN 34 MYLL lock iagram a. Line In b. Mic In c. INT Mic d. Line Out e. INT.PKR R II O-IMM R II O-IMM P Layer tackup L: ignal L: V L: ignal L: ignal L: N L: ignal ~ LK N. IT V odec L OP MOM M ard ~ RM U / MHz

More information

Caramel-1 Block Diagram

Caramel-1 Block Diagram JUL'0 Thermal ensor MX I us / M us us witch I -in- lot RJ onn udio odec IOU ard Mus UNUFFR R OIMM Normal ocket 0-PIN R OIMM UNUFFR R OIMM Reverse ocket T H Media ard Reader U U.0 H U.0 H Media lice luetooth

More information

RP-note4 Block Diagram

RP-note4 Block Diagram H F 0 pril 0 '0 Keyboard Light R Termination,ecap, FN Thermal ensor MX0 TPM(T0) RFI (P0) HP OUT 0 HP OUT Int. MI MI IN Mus MI IN tereo peaker x UNUFFR R OIMM Normal ocket 00-PIN R OIMM UNUFFR R OIMM Normal

More information

THERMAL EMC2102 CRT 17 LCD HDMI MXM CONN. CardReader JMicro JMB385 LAN. MS/MS Pro/xD /MMC/SD. Giga LAN 88E PWR SW. New card. Mini Card.

THERMAL EMC2102 CRT 17 LCD HDMI MXM CONN. CardReader JMicro JMB385 LAN. MS/MS Pro/xD /MMC/SD. Giga LAN 88E PWR SW. New card. Mini Card. iger lock iagram LK N. I LPRKLFT R IMM /00 MHz INT.MI Line In MI In INT.PKR Line Out (PIF) RJ R IMM /00 MHz odec L V OP MP Q OP MP MOM M ard IO/H Mb /00MHz /00MHz ZLI PI H T O T T Mobile PU HOT U /00/0MHz@.0V

More information

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader

4 4 IDT CV125PA G S 533/667MHz TPS PCI Express x16 ATI. 3D3V_S0 2D5V_S0 VRAM x4 11,12. 1D8V_S3 1D5V_S0 Codec. CARDBUS CardReader YTM / TP0 LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz alistoga, PI xpress x V_ R_VRF_0 TI RT V M Ver.: MP / MP R Ver.:

More information

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_

E chematic Index Page ystem page Ref. 0 lock iagram 0 chematic Information 0-0 PU-Penryn 0-09 R II O-IMM 0- antiga 0- IH9M PI ROM 9 LK-I9LPRLF-T 0- E_ : PENRYN/NTI/IH9-M/N9M- LOK IRM mall-oard ub-oard R VRM*(MX) RT MI PREMP & INT MI LZI M UIO OR L0 PE mall-oard LV HMI TouchPad PE IO PI ROM PE INTERNL KEYOR PE PE PE PE UIO_MP & INT PK PE PE PE PE nvii

More information

T53S Main BD. R1.2 Block Diagram

T53S Main BD. R1.2 Block Diagram T Main. R. lock iagram LV PE Merom PU LV / ULV PE, F F 00/ MHz LOK EN. ILPRLF-T PE FN Thermal sensor PE 0 RT HMI PE PE M Nvidia NP- M PE 0,,,,,, PE udio L PE,, 0 F PI-E X zalia LP restline PM PE 0,,,,,

More information

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE

ACER_BAP31 MAIN BOARD INVENTEC ACER_JM31 CODE EE DATE POWER DATE DRAWER DESIGN CHECK RESPONSIBLE TITLE ER_P MIN OR 00.. Tuesday, March 0, 00 TE HNE NO. X0 REV EE TE POWER TE RWER EIN HEK REPONILE IZE= VER: FILE NME: XXXX-XXXXXX-XX P/N XXXXXXXXXXXX INVENTE ER_JM OE IZE O.NUMER REV --00-L X0 X0 HEET . chematic

More information

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec

4 4 RTM865T B0W 3 Max , 5 G TV Out CRT LCD. 3D3V_S0 2D5V_S0(130 ma) 11,12. Line In 1D8V_S3 1D5V_S0(5A) Codec YTM / MX lock iagram RTMT-.00.0W P TKUP YTM / Max.00.00, TV Out TOP INPUT OUTPUT R LK N. / MHz, R / MHz /MHz Mobile PU Yonah eleron M HOT U 00//MHz@.0V alistoga TL+ PU I/F R Memory I/F INTRT RHPI Project

More information

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Project Code & Schematics Subject:

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date)   Project Code & Schematics Subject: Page of chematics Page 0 chematics Page Index 0 lock iagram 0 Penryn(HOT U) / 0 Penryn(HOT U) / 0 Penryn (Power/nd) / 0 LOK N 0 antiga (HOT) / 0 antiga (MI) / 0 antiga (RPHI) / 0 antiga (RII) / antiga

More information

CPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76

CPU MEROM 34W NORTH BRIDGE. Nvdia NB8 CRESTLINE PAGE 24,25,26,27,28,29,30,31. Debug Conn. PAGE 70 SOUTH BRIDGE ICH8M TPM 1.2 INFINEON SLB9635 PAGE 76 0 lock iagram * 0 0 0 0 ystem etting * 0_PU-Merom(HOT) 0_PU-Merom(PWR) U ONN * I ROM * Fv/c 0 * 0 0_RETLINE(HOT) 0 0_RETLINE(MI & F) 0 0_RETLINE(RPHI) 0 0_RETLINE(R) 0 _RETLINE(PWR) _RETLINE(PWR) _RETLINE()

More information

立成网. 视频教程 LICHENGNB.COM

立成网. 视频教程 LICHENGNB.COM 本图纸版权属原厂家所有 仅在服务该产品使用者时使用 YTM / TP0 Project code: 9.Q0.00 INPUT OUTPUT LW- lock iagram LK N. IT VP Yonah P TKUP YTM /.//. TP, TOP INPUT OUTPUT TVO 0V_0 HOT U 00//MHz TOUT LV "WX+ V_ R /MHz L TP00 0 MHz

More information

F80Q SCHEMATIC Revision 2.00

F80Q SCHEMATIC Revision 2.00 F0Q HMTI Revision.00 P 0 0 0 0 ontent YTM P RF. PU-Penryn() PU-Penryn() PU P, Thermal enor LOK N._ILPRLF N_-0L ()--PU N_-0L ()--R/P N_-0L ()--R bus N_-0L ()--POWR N_-0L ()--POWR N_-0L ()--/trapping R O-IMM_0

More information

M630/M640 Main Board.

M630/M640 Main Board. chematics Page Index ( / Revision / hange ate) Page of chematics Page Rev. ate Page 0 chematics Page Index 0 lock iagram 0 Merom(HOT U) / 0 Merom(HOT U) / 0 Merom(Power/nd) / 0 0 LOK N 0 restline (HOT)

More information

Mocha-1 Block Diagram

Mocha-1 Block Diagram May.0 Thermal ensor MX I us / M us us witch I 0 -in- lot RJ onn udio odec IOU ard Mus UNUFFR R OIMM Normal ocket 0-PIN R OIMM UNUFFR R OIMM Reverse ocket T H Media ard Reader U U.0 H U.0 H Media lice Finger

More information

S Note-3 Block Diagram

S Note-3 Block Diagram Jan. ' Keyboard Light Thermal ensor MX99 LM I us / M us TML TRFN LIN OUT Int. MI MI IN RJ ONN Mus UNUFFR On-oard R OIMM x,,,, H 9 -PIN R OIMM UNUFFR R OIMM ocket, OP MP MX9 9 O 9,, Modem/luetooth U U lock

More information

Canary2 Block Diagram

Canary2 Block Diagram anary lock iagram 0- V_0 0V_0 Line Out R II IN LK N. IT V RJ- RIL PORT, RT HOT U lviso-m MI I/F IH-M PT Port Replicator ( PIN) PRINTR MHz 00MHz ROM 0 P PI U LP U MI LIN IN LIN OUT TV OUT K TM R 00/MHz

More information

SWITCH BD ASSY R40II1 REV:02 PCB SW BD R40IIx REV *11.50*1.2 6L +*V_AUX +*V +*V_LDO +*V_DDR OFF. AC/DC S4/Moff (Suspend to Disk) OFF OFF OFF

SWITCH BD ASSY R40II1 REV:02 PCB SW BD R40IIx REV *11.50*1.2 6L +*V_AUX +*V +*V_LDO +*V_DDR OFF. AC/DC S4/Moff (Suspend to Disk) OFF OFF OFF Intel Penryn PU + antiga + IHM hipset R0IIx M/ / 0 VER PE 0 0 LK IRM MIELLNEU 0 PI 0 0 PU Penryn of PU Penryn of 0 N antiga of 0 N antiga of 0 N antiga of 0 N antiga of N antiga of N antiga of LK ENERTR

More information

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Rev M/B P/N:

FOXCONN Title. Schematics Page Index (Title / Revision / Change Date) Rev M/B P/N: Page 0 0 0 0 0 0 0 0 0 0 0 0 of chematics Page chematics Page Index lock iagram Merom(HOT U) / Merom(HOT U) / Merom(Power/nd) / LOK N restline (HOT) / restline (MI) / restline (RPHI) / restline (RII) /

More information

SHINAI-3 Switchable Graphics System Block Diagram

SHINAI-3 Switchable Graphics System Block Diagram Keyboard Light HINI- witchable raphics ystem lock iagram P Layer tackup L: TOP L: INL RT Port Thermal ensor M 0 I / M us us witch I." WX+ RT LTION P connector isplay port to ocking M us Touch creen 0 UIO

More information

Kendo-3 Workstation Block Diagram

Kendo-3 Workstation Block Diagram Feb. ' 0 RT Port Thermal ensor M 0 I / M us us witch I M us Keyboard Light.'' WUX+/ WX+ L RT LTION P connector isplay port to ocking UIO OMO Jack ual Link LV T H T O R RT isplay Port isplay Port et ombo

More information

AG1(Alviso) Block Diagram 2005/11/01

AG1(Alviso) Block Diagram 2005/11/01 (lviso) lock iagram 00//0 LK N. Mobile PU Project ode:.0.00 P:0-0 Line Out R II 00 MHz R II 00 MHz Line In Int. MI In INT.PKR P Layer tackup L: ignal L:V L: ignal L: ignal L: N L: ignal IT V,, odec L OP

More information

VM9M Block Diagram Intel UMA

VM9M Block Diagram Intel UMA hexainf@hotmail.com GRTIS - FOR FREE lock iagram Intel UM VER : F POWER /TT ONNETOR PG TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V PG PG Penryn ( Micro-FPG) PG, 00/0 MHz antiga FN & THERML EM--IZL-TR

More information

Model Name: 8I945AE-AE Revision 1.1

Model Name: 8I945AE-AE Revision 1.1 Model Name: IE-E Revision. HEET TITLE HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET LOK IRM OM & P MOIFY HITORY P_L_ P_L_ P_L_ P_L_,E,F, MH-LKEPORT_HOT MH-LKEPORT_RII MH-LKEPORT_PI E, MI MH-LKEPORT_INT V

More information

Leopard2 Block Diagram

Leopard2 Block Diagram LK N I0 Leopard lock iagram Mobile PU othan V_UX onn PMI Power LOT witch TP0 /M in ard lost PI RU /M/MM/M lviso Host U 00/MHz V TI MP Mini-PI 0.a/b/g RJ ONN RJ ONN 0, 0/00 RTL00 MOM M ard, PI U -LINK,,,,,0,,,

More information

PART for BOM only 02G GPU NB8M

PART for BOM only 02G GPU NB8M RT_TY P PRT for OM only Function U Partnumber RT TY 000 LOTION Temp Modify 0: elete E,,,, already have in location elete E, No space to add elete,,0,,,,,,, No space to add TT PU NM 00000 Title Revision

More information

Model Name: 965P-DQ6. Revision 1.01F

Model Name: 965P-DQ6. Revision 1.01F Model Name: P-Q HEET TITLE Revision.0F HEET TITLE 0 0 0 0 0 0 0 0 0 0 0 OVER HEET OM & P MOIFY HITORY LOK IRM POWER MP P_L_ P_L_ P_L_ P_L_ MH-ROWTER_HOT MH-ROWTER_RII MH-ROWTER_PI E, MI MH-ROWTER_T V MH-ROWTER_

More information

Z96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE

Z96S CPU MEROM 34W P.3~5. DDR2 16Mx16 x4 CLOCK GEN ICS 9LPR364BGLF-T P.25. DDR2 16Mx16 x4 NORTH. nvidia DDR2 SO-DIMM0 BRIDGE 0_lock iagram 0_ystem etting 0_Merom PU () 0_Merom PU () 0_PU P. 0_PM--PU () 0_PM--R/PE () 0_PM--R U () 0_PM--PWER () 0_PM--PWER () _PM--/TRPPIN () _IHM() _IHM() _IHM() _IHM--PEW/ () _R -IMM0 _R -IMM _R

More information

Morar Block Diagram 2005/05/28

Morar Block Diagram 2005/05/28 Morar lock iagram 00/0/ LK N. Mobile PU Project ode:.0.00 YTM / TP0, P:00- R II 0 MHz R II 0 MHz IT V,, HOT U Intel 0ML MI I/F 0MHz 00MHz,,,,0 R_VRF V_ R_VRF_ Line In Int. MI In, odec L 0MHz 0MHz LINK

More information

lock enerator I9LR9KLFT X.Mhz RIII 0/ RIII 0/ lot 0 0 lot RII hannel R II hannel P P/N : 9.NI0.00 REVIION : 0- FIx Intel PU rrandale,,..,9,0 MIx PI EXPRE RPHI X X0 Mhz NP- NP-V Nvida 0,.., iscreet/um/px

More information

2007/7/15. DDR2 x 1. DDR2 x 1 SATA1. 4 x SATA150,300 ports SATA2 SATA3 SATA4 IDE X1. USB2.0 8 ports WIFI. BIOS Flash ROM (SPI)

2007/7/15. DDR2 x 1. DDR2 x 1 SATA1. 4 x SATA150,300 ports SATA2 SATA3 SATA4 IDE X1. USB2.0 8 ports WIFI. BIOS Flash ROM (SPI) PI-EX x lot ch udio PI-EX x lot LN THERO RELTEK L PI lot PI lot V PKPL-VM/I PI-EX x PI-EX x PI-EX x zalia V PI U MHz Intel L Pentium (90/nm).Hz PU Intel MH earlake (North ridge) F 00/0/MHz MI U Intel IH

More information

FM6B Hepburn Intel UMA

FM6B Hepburn Intel UMA FM Hepburn Intel UM VER : POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V MHZ R II MHZ R II ST-O PG PG PG PG ST Merom or Penryn ( Micro-FPG)

More information

SHELBY-INTEGRATED CLOCKS ICS PG 17. sdvo SI1362 PG 18 USB2.0 (P5,P6) USB2.0 (P3,P4) USB2.0 (P7) 1394 CONN PG 25 USB2.

SHELBY-INTEGRATED CLOCKS ICS PG 17. sdvo SI1362 PG 18 USB2.0 (P5,P6) USB2.0 (P3,P4) USB2.0 (P7) 1394 CONN PG 25 USB2. IMVP- PU VR PG RUN POWER SW PG UIO ST00 PG, / +V_SR +VSUS PG /TT ONNETOR TT SELETOR TT HRGER POWER / R-SOIMM PG, R-SOIMM PG, ST - H PG Internal Media ay -ROM PG S/PIF to OK PG udio Jacks PG RJ to OK PG

More information

FAN & THERMAL SMSC1423 PG 39 CLOCK SLG8SP513V (QFN-64) PG 17 LVDS. DP Port VGA. USB2.0 x 3. PCIEx1. PCIEx1 USB2.0. PCIEx2 USB2.0. PCIEx1 USB2.

FAN & THERMAL SMSC1423 PG 39 CLOCK SLG8SP513V (QFN-64) PG 17 LVDS. DP Port VGA. USB2.0 x 3. PCIEx1. PCIEx1 USB2.0. PCIEx2 USB2.0. PCIEx1 USB2. ELL *FM M/ P_N FM Hanks Intel UM VER : PW: WJ PW: M PW: WJ POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V / MHZ R II / MHZ R II ST-O PG

More information

A8Jp/Jv/Je/Jn/Fm SCHEMATIC

A8Jp/Jv/Je/Jn/Fm SCHEMATIC Jp/Jv/Je/Jn/Fm HMTI P 0 0 0 0 ontent YTM P RF. Merom PU () Merom PU () PU P/THRML NOR LOK N. alistoga--pu alistoga--pi alistoga--r alistoga--powr alistoga--n alistoga--trap R O-IMM_0 R O-IMM_ R R TRMINTION

More information

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1

CPU T2060 4xx,5xx Series PAGE 2,3. FSB 533MHz. GMCH-M Calistoga 943GML B0:02G PAGE 6,7,8,9,10,11 DMI Interface PCIE *1 ICH7-M PCIE *1 TERE lock iagram PE FN ENR M0RMZ PE, PU T00 xx,xx eries PE PE LK EN 0 HRER RUT F MHz Power n equence PE 0 TP PE PE LV & NV RT MH-M alistoga ML 0:00000 PE,,,,0, M nterface R-MHz ual hannel R PE,, -MM X

More information

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E

VF-co-cc. F3Jr CPU CLOCK GEN. ATI M64-M or M76-M NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 TPM 1.2 INFINEON SLB9635 SOUTH BRIDGE EC ITE IT8510E 0 0 0 0 0 0 0 lock iagram ystem etting * PU-YONH(HOT) PU-YONH(PWR) * N-PM(HOT) * U ONN * I ROM * LE * R Mx x Option PU YONH MEROM W W LOK EN I 0 FJr 0 0 0 N-PM(MI & F) N-PM(RPHI) N-PM(R) N-PM(PWR) 0 &

More information

C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP.

C90S C90S CLOCK GEN ICS9LPR363AGLF-T P.03 CPU THERMAL CONTROL. MXM Interface NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE EC ITE IT8511EP. 0 00_00_000 LOK iagram HITORY Power equence LKEN-ILPRLF-T N-_ N-_ N-_ N-_ N-_ 0 L- L- L- L- RII_-IMMs RII_-Termination MXM Interface MXM Power & N NIO_-LV & Inverter NIO_-RT 0 NIO_-VIEO NIO_-HMI onnector

More information

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD

F7F CPU CLOCK GEN ICS NORTH DDR2 SO-DIMM0 BRIDGE DDR2 SO-DIMM1 SOUTH BRIDGE TPM 1.2 INFINEON SLB9635 AZALIA CODEC EC ITE IT8510E MDC NEWCARD 0_lock iagram 0_ystem etting 0_PU-YONH(HOT) 0_PU-YONH(PWR) 0_N-M(HOT) 0_N-M(MI & F) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM() _-IHM() _-IHM() _-IHM(PWR) 0_R O-IMM0 _R O-IMM _R TERMINTION

More information

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs VR core and power 00v.0 Power supply, reset circuit, reference voltage and power indicator. Port 00v.0 nalogue and digital inputs with options for FET outputs Port 00v.0 igital inputs with optional FET

More information

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM

W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM WJ: YONH/LITO-PM/M LOK IRM PE LOK EN. I0 PE 0 MI PREMP & INT MI PE 0, PE PE PE R VRM* F TV OUT ZLI M PE LV RT ZLI L0 UIO_MP & INT PK PE PE PE nvii M PE,,,0,, PIF JK zalia PIE LP T PE,, PE,,,,0,, Yonah

More information

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET GP0 GP0 GP0 P0 GP0 GP GP GP GP GP GP GP P GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP0 GP GP GP GP GP GP GP GP00 UINO ONE PIN EFINE GP0 GP GP GP GP GP GP GP GP0 GP GP

More information

Discrete/UMA Schematics Document Sandy Bridge Intel PCH REV : A00

Discrete/UMA Schematics Document Sandy Bridge Intel PCH REV : A00 iscrete/um chematics ocument andy ridge Intel PH 0-0-0 REV : 00 :None Installed UM:UM ONLY installed N: ONLY FOR N installed. Q:ONLY FOR Q installed. PL: K9 PL circuit for 0mW solution installed. 0mW:

More information

FM6 Hepburn Intel Discrete GFX

FM6 Hepburn Intel Discrete GFX FM Hepburn Intel iscrete GFX VER : POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, SYSTEM RESET IRUIT TT HRGER RUN POWER SW +.V_SUS/+V_SUS +V/+.V/+.V MHZ R II MHZ R II ST-O PG PG PG PG ST Merom or Penryn

More information

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th

46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l pp n nt n th n r t d n 20 0 : T P bl D n, l d t z d http:.h th tr t. r pd l 46 D b r 4, 20 : p t n f r n b P l h tr p, pl t z r f r n. nd n th t n t d f t n th tr ht r t b f l n t, nd th ff r n b ttl t th r p rf l

More information

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History 0-SH-0 R-0 VEG STP0 (VI to PTx) Reference esign P# 00- Revision History SHEMTI SHEET ate uthor Version omments 0. ontents, Revision History Sept., 00 Tony W. Rev. Initial schematic. 0. Overview Oct., 00

More information

Berry DG15 Discrete/UMA Schematics Document Arrandale Intel PCH REV : A00

Berry DG15 Discrete/UMA Schematics Document Arrandale Intel PCH REV : A00 erry G iscrete/um chematics ocument rrandale Intel PH 00-0-0 REV : 00 :None Installed UM:UM platform installed PRK:I PRK platform installed M9:I M9 platform installed VRM_G:VRM M* installed olay :Manual

More information

Th pr nt n f r n th f ft nth nt r b R b rt Pr t r. Pr t r, R b rt, b. 868. xf rd : Pr nt d f r th B bl r ph l t t th xf rd n v r t Pr, 00. http://hdl.handle.net/2027/nyp.33433006349173 P bl D n n th n

More information

Winery13 CALPELLA DIS N11M-GE1 Schematics ufcpga Mobile Arrandale Intel Ibex Peak-M REV : A00

Winery13 CALPELLA DIS N11M-GE1 Schematics ufcpga Mobile Arrandale Intel Ibex Peak-M REV : A00 Winery LPELL I NM-GE chematics ufpg Mobile rrandale Intel Ibex Peak-M 00-0- REV : 00 : Nopop omponent UM : Pop when schematic is UM I : Pop when schematic is I Wistron orporation F,, ec., Hsin

More information

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset

Model : M30EI0. Mobile Dothan with INTEL 915GM / ICH6-M Chipset Revision History / ORIINL RELEE Model : MEI Mobile othan with INTEL M / IH-M hipset P INEX P YTEM LOK IRM P POWER IRM & EQUENE P PIO & POWER ONUMPTION P PU anias/othan-/ P PU anias/othan-/ P LOK EN I P

More information

POWER VGA DC/DC CPU VR PG 51 PG V_ALW/+5V_ALW/+15V_ALW DC/DC. nvidia G86/G72M PCI EXPRESS GFX. PCIEx16 PG 18,19,20,21,22. USB2.

POWER VGA DC/DC CPU VR PG 51 PG V_ALW/+5V_ALW/+15V_ALW DC/DC. nvidia G86/G72M PCI EXPRESS GFX. PCIEx16 PG 18,19,20,21,22. USB2. JM M/ P JM-ISRETE PW FP, PW UW, SHEM PM. (M) VER : POWER /TT ONNETOR PG R-SOIMM PG, R-SOIMM PG, Internal Media ay -ROM PG S/PIF for ock PG US. SMRT R OZRLN PG S/PIF for MINI IN PG UIO/MP PG, TT SELETOR

More information

Penryn / Cantiga / ICH9-M

Penryn / Cantiga / ICH9-M PU THERML SENSOR.V PG RII-SOIMM RII-SOIMM 0.V_R_VTT.V_SUS.V V_R_MH_REF PG, Web am on L US V luetooth US V_SUS US PORT X US0~, V_SUS Fingerprint US O(fixed) V Internal H V.V PG PG PG PG PG PG HP SPI FLSH

More information

CHELSEA DJ2 CP UMA Schematics Document Arrandale Intel PCH REV : A00

CHELSEA DJ2 CP UMA Schematics Document Arrandale Intel PCH REV : A00 HELE J P UM chematics ocument rrandale Intel PH 00-0- REV : 00 Y : Nopop omponent HMI : Pop for HMI function GIG : Pop for GIG LN 0/00 : Pop for 0/00 LN OM : Nopop for OM option for OM Wistron orporation

More information

SYMETRIX INC th Avenue West Lynnwood, WA USA

SYMETRIX INC th Avenue West Lynnwood, WA USA ENE MI J XLR-FEMLE NOTE: ENE MI R K00 R K00 J (h ) isables phantom power for all mics. Remove R and/or R to disable phantom power for ense Mic and/or only. J XLR-FEMLE NP NP 0 NP R K00 R K00 NP R 0 NP

More information

Am186CC and Am186CH POTS Line Card

Am186CC and Am186CH POTS Line Card RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to

More information

PCB NO. DM205A SOM-128-EX VER:0.6

PCB NO. DM205A SOM-128-EX VER:0.6 V. M0 M M M M M M M MQM0 MQS0N MQS0P M M M0 M M M M M MQM MQSN MQSP U RM R0 Q00 M0 U Q0 M T Q0 M R Q0 M U Q0 M U Q0 M T Q0 M T Q0 M T M0 M U QS0N M U QS0P M0 M W0 Q0 M W Q0 M V0 Q0 M U0 Q M W Q W Q 0 V

More information

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7 Place as close to pins of U as possible. RS HIP 0-00 RS-x emo/evaluation oard: RS-000 Thursday, ecember, 00 Size ocument Number Rev ate: Sheet of P XI P0 P0 P0 P0 P00 PN P0 P0 P0 P0 P0 P0 P0 P0 P XO -XM

More information

On Board Device: Main Memory: Dual-channel DDR-II * 4 (Max 8GB) Expansion Slots: PCI EXPRESS X16 SLOT *2 PCI EXPRESS X1 SLOT * 1 PCI SLOT * 2

On Board Device: Main Memory: Dual-channel DDR-II * 4 (Max 8GB) Expansion Slots: PCI EXPRESS X16 SLOT *2 PCI EXPRESS X1 SLOT * 1 PCI SLOT * 2 ONTENT over, lock diagram Intel L PU HEET - - TX Version:. NVII R IMM,,, R Terminations NVII R0 NVII MP PI lot & - - - - PU: Intel Pentium edar Mill / Prescott, Pentium mithfield / Presler and onroe /

More information

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n

PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D D r r. Pr d nt: n J n r f th r d t r v th tr t d rn z t n pr r f th n t d t t. n R P RT F TH PR D NT N N TR T F R N V R T F NN T V D 0 0 : R PR P R JT..P.. D 2 PR L 8 8 J PR D NT N n TR T F R 6 pr l 8 Th Pr d nt Th h t H h n t n, D.. 20 00 D r r. Pr d nt: n J n r f th r d t r v th

More information

Merom. Page 3,4 HOST. 667/800MHz NORTH BRIDGE INTEL. Crestline. Page 5 ~ 10. DMI Interface SOUTH BRIDGE INTEL ICH8-M.

Merom. Page 3,4 HOST. 667/800MHz NORTH BRIDGE INTEL. Crestline. Page 5 ~ 10. DMI Interface SOUTH BRIDGE INTEL ICH8-M. MS- VER :.0 0 : LOK IRM 0 : PLTFORM 0 : Merom- (HOST US) 0 : Merom- (POWER/N) 0 : RESTLINE- (HOST US) 0 : RESTLINE- (MI/V) 0 : RESTLINE- (R) LVS 0 : RESTLINE- (POWER-) Page 0 : RESTLINE- (POWER-) 0 : RESTLINE-

More information

CPU. Diamondville FCBGA437. FSB533/400MHz NORTH LVDS BRIDGE 945GSE RGB. x2 DMI SOUTH BRIDGE LPC ICH7-M. Touch Pad PCIE USB USB_P1/2/3 USB_P4 USB_P7

CPU. Diamondville FCBGA437. FSB533/400MHz NORTH LVDS BRIDGE 945GSE RGB. x2 DMI SOUTH BRIDGE LPC ICH7-M. Touch Pad PCIE USB USB_P1/2/3 USB_P4 USB_P7 0_lock iagram 0_ystem etting 0_Power equence 0_lock en_ilpr 0_iamondville_U 0_iamondville_PWR 0_N-M(HT) 0_N-M(MI) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM(PWR) _-IHM() _-IHM() _-IHM() _R IMM

More information

CONTENTS: REVISION HISTORY: NOTES:

CONTENTS: REVISION HISTORY: NOTES: ONTENTS: PGE - ONTENTS PGE - POWER, XOS PGE - SI, SI, JTG PGE - S/eMM, US, HMI, GPIO, OMPOSITE PGE - SOIMM REVISION HISTORY: V.0 - /0/0 NOTES: These reduced schematics omit core SMPS and LPR circuitry

More information

l f t n nd bj t nd x f r t l n nd rr n n th b nd p phl t f l br r. D, lv l, 8. h r t,., 8 6. http://hdl.handle.net/2027/miun.aey7382.0001.001 P bl D n http://www.hathitrust.org/access_use#pd Th r n th

More information

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1 isclaimer: IT is providing this schematic for reference purposes only. lthough the schematic was taken from a known working design, it is being provided "as is" without any express or implied warranty

More information

n r t d n :4 T P bl D n, l d t z d th tr t. r pd l

n r t d n :4 T P bl D n, l d t z d   th tr t. r pd l n r t d n 20 20 :4 T P bl D n, l d t z d http:.h th tr t. r pd l 2 0 x pt n f t v t, f f d, b th n nd th P r n h h, th r h v n t b n p d f r nt r. Th t v v d pr n, h v r, p n th pl v t r, d b p t r b R

More information

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM

T76S: MEROM/965-PM/ICH8-M/NB8M-SE BLOCK DIAGRAM TS: MEROM/-PM/IH-M/NM-SE LOK IRM LOK EN. ISLPRLF-T R VRM*(X) Merom PE ufp FN Thermal sensor F PE PE,, PE FS 00 MHz LVS nvii NM-SE PE RT PE POWER RESTLINE PM PIE * PE ~ R-II SO-IMM R MHz VORE PE 0 SYSTEM

More information

Rev. SA SA SA SA SA SA SA SA SA SA. 43 Status LED & LID

Rev. SA SA SA SA SA SA SA SA SA SA. 43 Status LED & LID chematics Page Index ( / Revision / hange ate) Page of chematics Page 0 0 chematics Page Index lock iagram 0 R (MI,PE,FI) 0 R (LK,MI,JT) 0 R (R) 0 R (POWER) 0 R (RPHI POWER) 0 R (N) 09 R (REERVE) 0 PH

More information

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies Table of ontents lock iagram Type- onnector US/US PTN0 P TP Shield Headers P Source and Sink LS V, V0, V Supplies Rev escription ate pproved Prototype Release -Mar- K ring up to NL and make updates requested

More information

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown

More information

,. *â â > V>V. â ND * 828.

,. *â â > V>V. â ND * 828. BL D,. *â â > V>V Z V L. XX. J N R â J N, 828. LL BL D, D NB R H â ND T. D LL, TR ND, L ND N. * 828. n r t d n 20 2 2 0 : 0 T http: hdl.h ndl.n t 202 dp. 0 02802 68 Th N : l nd r.. N > R, L X. Fn r f,

More information

Astrosphere Block Diagram

Astrosphere Block Diagram strosphere lock iagram YTM / TP M PU NPT Processor Rev. package,,, RII /00 hannel RII /00 hannel RII RII lot 0 lot, INPUT TOUT OUTPUT +VLW +VLW YTM / TP HP PROM HP HP HyperTransport X./ HMI HMI R RT TVOUT

More information

G60J Schematics for Calpella Platform Rev. 1.5

G60J Schematics for Calpella Platform Rev. 1.5 YTEM PE REF. 0. lock iagram 0. ystem etting 0. PU()_MI,PE,FI,LK,MI 0. PU()_R 0. PU()_F,RV,N 0. PU()_PWR 0. PU()_XP. R()_O-IMM0. R()_O-IMM. R()_/Q Voltage. VI ontroller 0. PH()_T,IH,RT,LP. PH()_PIE,LK,M,PE.

More information

828.^ 2 F r, Br n, nd t h. n, v n lth h th n l nd h d n r d t n v l l n th f v r x t p th l ft. n ll n n n f lt ll th t p n nt r f d pp nt nt nd, th t

828.^ 2 F r, Br n, nd t h. n, v n lth h th n l nd h d n r d t n v l l n th f v r x t p th l ft. n ll n n n f lt ll th t p n nt r f d pp nt nt nd, th t 2Â F b. Th h ph rd l nd r. l X. TH H PH RD L ND R. L X. F r, Br n, nd t h. B th ttr h ph rd. n th l f p t r l l nd, t t d t, n n t n, nt r rl r th n th n r l t f th f th th r l, nd d r b t t f nn r r pr

More information

P901 CPU CLOCK GEN ICS9LPR G NORTH SODIMM 200P BRIDGE. AZALIA CODEC Realtek ALC269 SOUTH BRIDGE MDC MINICARD. Card Reader Alcor AU6336

P901 CPU CLOCK GEN ICS9LPR G NORTH SODIMM 200P BRIDGE. AZALIA CODEC Realtek ALC269 SOUTH BRIDGE MDC MINICARD. Card Reader Alcor AU6336 0_lock iagram 0_ystem etting 0_Power equence 0_lock en_ilpr 0_iamondville_U 0_iamondville_PWR 0_N-M(HT) 0_N-M(MI) 0_N-M(RPHI) 0_N-M(R) _N-M(PWR) _N-M(PWR) _N-M() _-IHM(PWR) _-IHM() _-IHM() _-IHM() _R IMM

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r n. H v v d n f

22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r n. H v v d n f n r t d n 20 2 : 6 T P bl D n, l d t z d http:.h th tr t. r pd l 22 t b r 2, 20 h r, th xp t d bl n nd t fr th b rd r t t. f r r z r t l n l th h r t rl T l t n b rd n n l h d, nd n nh rd f pp t t f r

More information

4 4 N v b r t, 20 xpr n f th ll f th p p l t n p pr d. H ndr d nd th nd f t v L th n n f th pr v n f V ln, r dn nd l r thr n nt pr n, h r th ff r d nd

4 4 N v b r t, 20 xpr n f th ll f th p p l t n p pr d. H ndr d nd th nd f t v L th n n f th pr v n f V ln, r dn nd l r thr n nt pr n, h r th ff r d nd n r t d n 20 20 0 : 0 T P bl D n, l d t z d http:.h th tr t. r pd l 4 4 N v b r t, 20 xpr n f th ll f th p p l t n p pr d. H ndr d nd th nd f t v L th n n f th pr v n f V ln, r dn nd l r thr n nt pr n,

More information

D t r l f r th n t d t t pr p r d b th t ff f th l t tt n N tr t n nd H n N d, n t d t t n t. n t d t t. h n t n :.. vt. Pr nt. ff.,. http://hdl.handle.net/2027/uiug.30112023368936 P bl D n, l d t z d

More information

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz V V Way type onnector US Type onnector x.v.v Regulators Headers for all pins sorted by pin no. (unpopulated) Prototyping area with power and GNs (unpopulated) RS Transceiver US to Serial onverter Expansion

More information

4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n tr t d n R th

4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n tr t d n R th n r t d n 20 2 :24 T P bl D n, l d t z d http:.h th tr t. r pd l 4 8 N v btr 20, 20 th r l f ff nt f l t. r t pl n f r th n tr t n f h h v lr d b n r d t, rd n t h h th t b t f l rd n t f th rld ll b n

More information

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s

176 5 t h Fl oo r. 337 P o ly me r Ma te ri al s A g la di ou s F. L. 462 E l ec tr on ic D ev el op me nt A i ng er A.W.S. 371 C. A. M. A l ex an de r 236 A d mi ni st ra ti on R. H. (M rs ) A n dr ew s P. V. 326 O p ti ca l Tr an sm is si on A p ps

More information

Scalar Diagram & C.B.A

Scalar Diagram & C.B.A XLFH LC C _0.U Z A A U I/O I/O VGA_PC_V V I/O I/O AZC-0 RAI L Z0 R F C 0.0U V RE RE VGA_CL VGA_A R F R F R F R F R F R _ F C _.P C R 0 C 0.0U V AI- RE-.V VGA_PC_V C C R 00 J R 00 J HY R R K J Q VGA_WP

More information

PCIextend 174 User s Manual

PCIextend 174 User s Manual PIextend 7 User s Manual Preliminary M6- February Sycard Technology 8-F Miraloma Way Sunnyvale, 98 (8) 79- (8) 79- FX PIextend 7 User s Manual Page. Introduction Sycard Technology's PIextend 7 PI extender

More information

H NT Z N RT L 0 4 n f lt r h v d lt n r n, h p l," "Fl d nd fl d " ( n l d n l tr l t nt r t t n t nt t nt n fr n nl, th t l n r tr t nt. r d n f d rd n t th nd r nt r d t n th t th n r lth h v b n f

More information